Nanoscale Digital Computation Through Percolation Mustafa Altun Electrical and Computer Engineering DAC, “Wild and Crazy Ideas” Session ─ San Francisco,

Slides:



Advertisements
Similar presentations
ECE555 Lecture 5 Nam Sung Kim University of Wisconsin – Madison
Advertisements

Coverage of Sensor Networks: fundamental limits Benyuan Liu joint work with Don Towsley.
Mobile Communication Networks Vahid Mirjalili Department of Mechanical Engineering Department of Biochemistry & Molecular Biology.
NanoFabric Chang Seok Bae. nanoFabric nanoFabric : an array of connect nanoBlocks nanoBlock : logic block that can be progammed to implement Boolean function.
Sahar Mosleh PageCalifornia State University San Marcos 1 Introductory Concepts This section of the course introduces the concept of digital circuits and.
Nanotechnology. Research and technology development at the atomic, molecular or macromolecular levels, in the length scale of approximately nanometer.
10/4-6/05ELEC / Lecture 111 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Electronic memory & logic devices. Solid State Physics N N P P +- Transistors And diodes Logic gates Memory devices : Flip flops Flip Flop Flip Flop Flip.
School of Information University of Michigan Network resilience Lecture 20.
ELE 523E COMPUTATIONAL NANOELECTRONICS W7-W8: Probabilistic Computing, 20/10/ /10/2014 FALL 2014 Mustafa Altun Electronics & Communication Engineering.
Weikang Qian Ph.D. Candidate Electrical & Computer Engineering
Digital Signal Processing with Biomolecular Reactions Hua Jiang, Aleksandra Kharam, Marc Riedel, and Keshab Parhi Electrical and Computer Engineering University.
Fundamentals of Electric Circuits Chapter 19 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Xin Li, Weikang Qian, Marc Riedel, Kia Bazargan & David Lilja A Reconfigurable Stochastic Architecture for Highly Reliable Computing Electrical & Computer.
A Probabilistic Approach to Nano- computing J. Chen, J. Mundy, Y. Bai, S.-M. C. Chan, P. Petrica and R. I. Bahar Division of Engineering Brown University.
Marc Riedel The Synthesis of Stochastic Logic for Nanoscale Computation IWLS 2007, San Diego May 31, 2007 Weikang Qian and John Backes Circuits & Biology.
MASSIMO FRANCESCHETTI University of California at Berkeley Ad-hoc wireless networks with noisy links Lorna Booth, Matt Cook, Shuki Bruck, Ronald Meester.
Array-Based Architecture for FET-Based, Nanoscale Electronics André DeHon 2003 Presented By Mahmoud Ben Naser.
Weikang Qian The Synthesis of Stochastic Logic to Perform Multivariate Polynomial Arithmetic Abstract Ph.D. Student, University of Minnesota Marc D. Riedel.
3-1 Introduction Experiment Random Random experiment.
ELE 523E COMPUTATIONAL NANOELECTRONICS
STOCHASTIC GEOMETRY AND RANDOM GRAPHS FOR THE ANALYSIS AND DESIGN OF WIRELESS NETWORKS Haenggi et al EE 360 : 19 th February 2014.
ELE 523E COMPUTATIONAL NANOELECTRONICS W1: Introduction, 8/9/2014 FALL 2014 Mustafa Altun Electronics & Communication Engineering Istanbul Technical University.
Advanced Computing and Information Systems laboratory Device Variability Impact on Logic Gate Failure Rates Erin Taylor and José Fortes Department of Electrical.
Information Networks Power Laws and Network Models Lecture 3.
1 Stochastic Logic Beyond CMOS... Prof. Mingjie Lin.
5/31/07IWLS Computing Beyond CMOS Intense research into novel materials and devices: Carbon Nanotubes… Molecular Switches… Biological Processes…
EHB 111E NANOELECTRONICS Nanoelectronics, 18/11/2014 FALL 2014 Mustafa Altun Electronics & Communication Engineering Istanbul Technical University Web:
Digital Logic Chapter 4 Presented by Prof Tim Johnson
Logic Gates How Boolean logic is implemented. Transistors used as switches to implement Boolean logic: ANDOR Logic with Transistors.
A comparison between different logic synthesis techniques from the digital switching noise viewpoint G. Boselli, V. Ciriani, V. Liberali G. Trucco Dept.
1 Integrated Circuits Basics Titov Alexander 25 October 2014.
DISCRETE COMPUTATIONAL STRUCTURES CS Fall 2005.
Defect Tolerance in Diode, FET, and Four- Terminal Switch based Nano-Crossbar Arrays IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH.
Digital Logic Problems (II) Prof. Sin-Min Lee Department of Mathematics and Computer Science.
Control Engineering Lecture #2 Lecture #2 9 th Sep, th Sep,2009.
1 The Need for Probabilistic Limits of Harmonics: Proposal for IEEE Std 519 Revision Paulo Ribeiro Calvin College / BWX Technologies, Inc Guide Carpinelli.
EE5393, Circuits, Computation, and Biology Computing with Probabilities 1,1,0,0,0,0,1,0 1,1,0,1,0,1,1,1 1,1,0,0,1,0,1,0 a = 6/8 c = 3/8 b = 4/8.
Lattice-Based Computation of Boolean Functions Mustafa Altun and Marc Riedel University of Minnesota.
LOGIC GATES. Electronic digital circuits are also called logic circuits because with the proper input, they establish logical manipulation paths. Each.
Computing with Defects
Percolation Processes Rajmohan Rajaraman Northeastern University, Boston May 2012 Chennai Network Optimization WorkshopPercolation Processes1.
EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.
Marc Riedel – EE5393 The Synthesis of Robust Polynomial Arithmetic with Stochastic Logic Electrical & Computer Engineering University of Minnesota.
ارتباطات داده (883-40) فرآیندهای تصادفی نیمسال دوّم افشین همّت یار دانشکده مهندسی کامپیوتر 1.
EHB 111E NANOELECTRONICS Nanoelectronics, 03/12/2013 FALL 2013 Mustafa Altun Electronics & Communication Engineering Istanbul Technical University Web:
A Simple Chaotic Circuit Ken Kiers and Dory Schmidt Physics Department, Taylor University, 236 West Reade Ave., Upland, Indiana J.C. Sprott Department.
ELE 523E COMPUTATIONAL NANOELECTRONICS W8-W9: Probabilistic Computing, 2/11/ /11/2015 FALL 2015 Mustafa Altun Electronics & Communication Engineering.
CS151 Introduction to Digital Design Chapter 2: Combinational Logic Circuits Lecture 5: Binary Logic and Gates.
ELE 523E COMPUTATIONAL NANOELECTRONICS W10: Defects and Reliability, 16/11/2015 FALL 2015 Mustafa Altun Electronics & Communication Engineering Istanbul.
Brief Announcement : Measuring Robustness of Superpeer Topologies Niloy Ganguly Department of Computer Science & Engineering Indian Institute of Technology,
EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Computer Organization and Design Transistors & Logic - I Montek Singh Mon, Feb 28, 2011 Lecture 8.
Marc Riedel Associate Professor, Electrical and Computer Engineering University of Minnesota ITA – Feb. 14, 2014 (“Singles’ Awareness Day”) Probability.
EE141 Arithmetic Circuits 1 Chapter 14 Arithmetic Circuits Rev /12/2003 Rev /05/2003.
1 Digital Logic Design (41-135) Chapter 6 Combinational Circuit Building Blocks Younglok Kim Dept. of Electrical Engineering Sogang University Spring 2006.
ELE 523E COMPUTATIONAL NANOELECTRONICS
ELE 523E COMPUTATIONAL NANOELECTRONICS
Biological Processes…
How Boolean logic is implemented
Schematics 201 Lecture Topic: Electrical Symbols
ELE 523E COMPUTATIONAL NANOELECTRONICS
Coverage and Connectivity in Sensor Networks
Wire Indctance Consequences of on-chip inductance include:
Lattice-Based Computation of Boolean Functions
ELE 523E COMPUTATIONAL NANOELECTRONICS
ELE 523E COMPUTATIONAL NANOELECTRONICS
Illustrative Example p p Lookup Table for Digits of h g f e ) ( d c b
ELE 523E COMPUTATIONAL NANOELECTRONICS
Presentation transcript:

Nanoscale Digital Computation Through Percolation Mustafa Altun Electrical and Computer Engineering DAC, “Wild and Crazy Ideas” Session ─ San Francisco, July 29, 2009 University of Minnesota

Non-Linearities 2 From vacuum tubes, to transistors, to carbon nanotubes, the basis of digital computation is a robust non-linearity. signal in signal out Holy Grail

Randomness at the Nanoscale 3 Probabilistic FET-like connections in a stochastically assembled nanowire array. Self-assembled topologies. High density of bits/ logic/interconnects. High defect and failure rates. Inherent randomness in both interconnects and signal values. General Characteristics of Nanoscale Circuits:

Nanoscale Computation through Percolation Given: Physical structures exhibiting randomness. Want: Robust digital computation. “WACI” idea: Exploit the mathematics of percolation.

Percolation Theory Rich mathematical topic that forms the basis of explanations of physical phenomena such as diffusion and phase changes in materials. Sharp non-linearity in global connectivity as a function of random local connectivity. Random Graphs Broadbent & Hammersley (1957); Kesten (1982); and Grimmett (1999).

Percolation Theory 6 Poisson distribution of points with density λ Points are connected if their distance is less than 2r Study probability of connected components S D

Percolation Theory There is a phase transition at a critical node density value.

88 Nanowire crossbar arrays Suppose that, in this technology, crosspoints are FET-like junctions. When a high or low voltage is applied, these develop low or high impedances, respectively. signal out signal in

99 Crosspoints as squares We model each crosspoint as a square. (Black corresponds to ON; white corresponds to OFF.)

1010 Implementing Boolean functions signals in: X ij ’s signals out: connectivity top-to-bottom / left-to-right.

11 An example with 16 Boolean inputs 11 A path exists between top and bottom, f = 1

1212 An example on 2×2 array Relation between p 1 ─ probability of experiencing ON crosspoint ─ and switch’s behavior. If p 1 is 0.9 then the switch is ON with probability 95%. (The probability of getting an error is 5%.) If p 1 is 0.1, the switch is OFF with probability 95%. (The probability of getting an error is 5%.)

1313 Non-Linearity Through Percolation p 2 versus p 1 for 1×1, 2×2, 6×6, 24×24, 120×120, and infinite size lattices. Each square in the lattice is colored black with independent probability p 1. p 2 is the probability that a connected path exists between the top and bottom plates. p1p1 p2p2

1414 Defects matter! Ideally, if the applied voltage is 0, then all the crosspoints are OFF and so there is no connection between any of the plates. Ideally, If the applied voltage is V DD, then all the crosspoints are ON and so the plates are connected. With defect in nanowires, not all crosspoints will respond this way.

15 Margins 15 One-margin: Tolerable p 1 ranges for which we interpret p 2 as logical one. Zero-margin: Tolerable p 1 ranges for which we interpret p 2 as logical zero. Margins correlate with the degree of defect tolerance.

16 Margin performance with a 2×2 lattice 16 f =X 11 X 21 +X 12 X 22 g =X 11 X 12 +X 21 X 22 Different assignments of input variables to the regions of the network affect the margins. X 11 X 21 X 12 X 22 fMarging % % %023% % % % %1

17 One-margins (always good) 17 Defect probabilities exceeding the one-margin would likely cause an (1 → 0) error. f =1f =0 ONE- MARGIN

18 Good zero-margins 18 Defect probabilities exceeding zero-margin would likely cause an (0 → 1) error. f =0f =1 ZERO- MARGIN

19 Poor zero-margins 19 Assignments that evaluate to 0 but have diagonally adjacent assignments of blocks of 1's result in poor zero-margins f =0 f =1 POOR ZERO-MARGIN

20 Lattice duality Note that each side-to-side connected path corresponds to the AND of the inputs; the paths taken together correspond to the OR of these AND terms, so implement a sum-of-products expression. A necessary and sufficient condition for good error margins is that the Boolean functions corresponding to the top-to-bottom and left-to-right plate connectivities f and g are dual functions.

21 Lattice duality

22 Further work Solve the logic synthesis problem. (Bring continuum mathematics into the field.) Explore physical implementation in nanowire arrays. Explore percolation as a model for digital computation with DNA and other molecular substrates.

Funding 23 NSF CAREER Award # MARCO (SRC/DoD) Contract #NT-1107