Modelling & Simulation of Semiconductor Devices

Slides:



Advertisements
Similar presentations
1 Chapter 10. Bipolar junction transistor fundamentals Invented in 1948 by Bardeen, Brattain and Shockley Contains three adjoining, alternately doped semiconductor.
Advertisements

Transistors and transistor circuits
Bipolar Junction Transistor Circuit Analysis
Chapter 4 – Bipolar Junction Transistors (BJTs)
BIJUNCTION TRANSISTOR
Dr. Nasim Zafar Electronics 1 EEE 231 – BS Electrical Engineering Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Topic 5 Bipolar Junction Transistors
SMALL SIGNAL BJT AMPLIFIER
Announcements Assignment 2 due now Assignment 3 posted, due Thursday Oct 6 th First mid-term Thursday October 27 th.
ECE340 ELECTRONICS I BIPOLAR JUNCTION TRANSISTOR.
Chapter 5 Bipolar Junction Transistors
Transistors These are three terminal devices, where the current or voltage at one terminal, the input terminal, controls the flow of current between the.
Spring 2007EE130 Lecture 24, Slide 1 Lecture #24 HW#8 ANNOUNCEMENTS Start Problem 4 early! Note that Problem 3f has been revised OUTLINE The Bipolar Junction.
Bipolar Junction Transistors EE314. Chapter 13: Bipolar Junction Transistors 1.History of BJT 2.First BJT 3.Basic symbols and features 4.A little bit.
Module 2: Part 2 Basic BJT Amplifiers. Learning Objectives After studying this module, the reader should have the ability to: n Explain graphically the.
Chapter 4 – Bipolar Junction Transistors (BJTs)
Bipolar Junction Transistors (BJTs) 1.
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Chapter 7: BJT Transistor Modeling
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 14 Lecture 14: Bipolar Junction Transistors Prof. Niknejad.
Electronic Circuits Laboratory EE462G Lab #8 BJT Common Emitter Amplifier.
Chapter 13 Small-Signal Modeling and Linear Amplification
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 21.1 Bipolar Transistors  Introduction  An Overview of Bipolar Transistors.
Dr. Nasim Zafar Electronics 1 EEE 231 – BS Electrical Engineering Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Transistors They are unidirectional current carrying devices with capability to control the current flowing through them The switch current can be controlled.
ECE 342 – Jose Schutt-Aine 1 ECE 342 Solid-State Devices & Circuits 6. Bipolar Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University.
Chapter 5 BJT Circuits Dr.Debashis De Associate Professor West Bengal University of Technology.
Physical Structure and Modes of Operation
ENE 311 Lecture 10.
Chapter 6. Bipolar Junction Transistors (BJTs). Bipolar Junction Transistor Three terminal device Voltage between two terminals to control current flow.
المملكة العربية السعودية وزارة التعليم العالي - جامعة أم القرى كلية الهندسة و العمارة الإسلامية قسم الهندسة الكهربائية ELECTRONIC DEVICES K INGDOM.
Chapter 5: BJT AC Analysis
Unit II BJT Amplifiers.
Microelectronic Circuit Design McGraw-Hill Chapter 5 Bipolar Junction Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock Chap.
Bipolar Junction Transistors (BJTs) The bipolar junction transistor is a semiconductor device constructed with three doped regions. These regions essentially.
EXAMPLE 10.1 OBJECTIVE Solution
DMT 121 – ELECTRONIC DEVICES
Electronic Devices and Circuit Theory
Chapter 4 BJT Fundamentals Dr.Debashis De Associate Professor West Bengal University of Technology.
EE 5340 Semiconductor Device Theory Lecture 21 – Spring 2011
Bipolar Junction Transistors (BJTs)
ECE 663 Plans What does MCDE give us for the gain? How can we use the equation to improve the gain? Can we develop a compact circuit model for a BJT?
1 Tai-Cheng Lee Spring 2006 Bipolar Junction Transistors (BJT) Tai-Cheng Lee Electrical Engineering/GIEE, NTU.
Semiconductor Device Modeling and Characterization – EE5342 Lecture 22 – Spring 2011 Professor Ronald L. Carter
Chapter 4 Bipolar Junction Transistors
1 LECTURE 1: SMALL-SIGNAL HYBRID-Π EQUIVALENT CIRCUIT OF BIPOLAR TRANSISTOR (BJT) By: Syahrul Ashikin Azmi PPKSE.
SMALL-SIGNAL HYBRID-Π EQUIVALENT CIRCUIT. Content BJT – Small Signal Amplifier BJT complete Hybrid equivalent circuit BJT approximate Hybrid model Objectives.
Transistor (BJT). Introduction BJT (Bipolar Junction Transistor) Vaccum tubes It comes because it is most advantageous in amplification Why it is called.
Et Dignitas Guangdong Institute of Education ---BTEC electronic Amor Electronics chapter 2 transistors Slide - 1.
EE 5340 Semiconductor Device Theory Lecture 22 - Fall 2010
L19 March 291 EE5342 – Semiconductor Device Modeling and Characterization Lecture 19 - Spring 2005 Professor Ronald L. Carter
EE 5340 Semiconductor Device Theory Lecture 22 – Spring 2011 Professor Ronald L. Carter
Chapter 3 Bipolar Junction Transistor (BJT)
DMT 121/3 : ELECTRONIC I Mohd Khairuddin B Md Arshad 1.…Electronic I.…..DMT 121/3.. ChapTer ThRee BIPOLAR JUNCTION TRANSISTORS (BJTs)
LARGE-SIGNAL BEHAVIOR OF BJTS Large-signal models in the forward-active region Effects of collector voltage in the forward-active region Ohmic and inverse.
L17 March 221 EE5342 – Semiconductor Device Modeling and Characterization Lecture 17 - Spring 2005 Professor Ronald L. Carter
Chapter 4 Bipolar Junction Transistors
ECE 333 Linear Electronics
NAME: NIDHI PARMAR ENR.NO.: GUIDED BY: RICHA TRIPATHI.
The Bipolar Junction Transistor
SUB.TEACHER:- MR.PRAVIN BARAD NAME:-SAGAR KUMBHANI ( ) -VIKRAMSINH JADAV( ) -PARECHA TUSHAR( ) TOPIC:-LINEAR AMPLIFIER(BJT.
Chapter 5 BJT AC Analysis.
Chapter 4 – Bipolar Junction Transistors (BJTs) Introduction
Lecture 4 Bipolar Junction Transistors (BJTs)
Lecture 10 Bipolar Junction Transistor (BJT)
Open book, open notes, bring a calculator
Bipolar Junction Transistors (BJTs)
Bipolar Junction Transistor
Chapter 5: BJT AC Analysis
CHAPTER 59 TRANSISTOR EQUIVALENT CIRCUITS AND MODELS
Presentation transcript:

Modelling & Simulation of Semiconductor Devices LECTURE#06 BJT Device Models By: Engr. Irfan Ahmed Halepoto 1

BJT Device Models The primary function of a model is to predict the behaviour of a device in particular operating region. Small-signal models Hybrid (h) Parameter Model Hybrid-pi model Large-signal models Ebers–Moll model: Voltage & current control model Gummel–Poon model : charge-control model

H-Parameter Model A model used to analyze linear BJT circuits. H-parameter is based on input current and output voltage as independent variables, rather than input and output voltages, which is related to the hybrid-pi model. This two-port network is particularly suited to BJTs as it lends itself easily to the analysis of circuit behaviour, and may be used to develop further accurate models. H-parameter model of NPN BJT

Hybrid parameters (or) h – parameters If the input current i1 and output Voltage V2 are takes as independent variables, the input voltage V1 and output current i2 can be written as   V1 = h11 i1 + h12 V2 i2 = h21 i1 + h22 V2 Four hybrid parameters h11, h12, h21 and h22 are defined as follows.   h11 = [V1 / i1] with V2 = 0 (Input Impedance with output part short circuited).   h22 = [i2 / V2] with i1 = 0 (Output admittance with input part open circuited).   h12 = [V1 / V2] with i1 = 0 (reverse voltage transfer ratio with input part open circuited).   h21 = [i2 / i1] with V2 = 0 (Forward current gain with output part short circuited). 

Hybrid-pi model The hybrid-pi model is a popular circuit model used for analyzing the small signal behavior of BJT and FET. The model can be quite accurate for low-frequency circuits. Hybrid-pi model can also be adapted for higher frequency circuits with the addition of appropriate inter-electrode capacitances and other parasitic elements. Simplified, low-frequency hybrid-pi model

Ebers–Moll Model The classic mathematical model for the bipolar junction transistor is the Ebers-Moll model formulated by J. J. Ebers and J. L. Moll from Bell Laboratories in the early 1954. Ebers-Moll model also known as “Coupled Diode Model” The Ebers-Moll model provides an alternative view or representation of the voltage-current equation model. Model includes configurationally series resistances, depletion capacitances and the charge carrier effects.

Ebers – Moll model Designing Ebers–Moll model for pnp transistor involves two ideal diodes placed back to back with saturation current Ieo & Ico and two current dependent controlled sources shunting the ideal diodes. Transistor currents and Voltages direction Ebers-moll model for a PNP transistor

Ebers – Moll Model Equation By applying KCL to emitter node we get IE + αI IC = I or IE = I – αI IC or IE = - αI IC + I IE = - αI IC + I0 (e VE / VT – 1) IE = -αI IC – IE0 (e VE / VT – 1) ................................. (1) This model is valid for both forward & reverse static voltages applied across the transistor junction. In the above model, by making the base width much large than the diffusion length of minority carriers in the base, all minority carriers will recombine in the base and none will survive to reach the collector.

Ebers – Moll Model Equation Let us see the equations of Ic and IE from Ebers – moll model. Applying KCL to the collector node, we get  αN IE + IC = I IC = I – αN IE IC = - αN IE + I ; Where, I is diode current.  IC = - αN IE + I0 (e Vc / VT – 1) Note: I0 = - IC0 ; Where , I0 is the magnitude of reverse saturation current . IC = - αN IE – ICO (e VC / VT ) ……………………………….. (2)  

Ebers – Moll model Parameters General expression for collector current IC of a transistor for any voltage across collector junction Vc and emitter current IE is IC = -αN IN – ICO (e VC / VT – 1) Subscript N to α indicates that we are using transistor in a normal manner. When we interchange the role of emitter and collector we operate transistor in a inverted function. In such case current and junction voltage relationship for transistor is given by IE = - αI IC – IEO (e vE / VT – 1) Subscript I to α indicates that we are using transistor in a inverted manner, αI is the inverted common – base current Gain. IEO: The emitter junction reverse saturation current. VE : The voltage drop from p – side to N – side at the emitter junction.

Forward Characteristics of the npn Transistor The total current crossing the emitter-base junction in the forward direction is described as (equation-1) Equation (1) Where IES represents the reverse saturation current of the base-emitter diode. Collector current can be rewritten in terms of IES as (equation-2) Equation (2) Forward common-base current gain αF represents the fraction of the emitter current that crosses the base and appears in the collector terminal.

Reverse Characteristics of the npn Transistor For the reverse direction, the current crossing the collector-base junction is described as (equation-3) Equation (3) The new parameter ICS represents the reverse saturation current of the base-emitter diode. The emitter current can be rewritten in terms of ICS as (equation-4) Equation (4) The reverse common-base current gain αR represents the fraction of the collector current that crosses the base from the emitter terminal.

Ebers-Moll Model for the npn Transistor Complete Ebers-Moll equations are obtained by combining Equations 1-4. Equation (5) This model contains four parameters, IES, ICS, αF , and αR. From the definitions of IES and ICS, we can obtain the important auxiliary relation Equation (6) which shows that there are only three independent parameters in the Ebers-Moll model, just as in the transport formulation. The base current, given by iB = iE − iC, is Equation (7)

Equivalent Circuit Representations for the Ebers-Moll Models… npn transistors

Equivalent Circuit Representations for the Ebers-Moll Models… pnp transistors

Ebers–Moll Operating Characteristic

BJT Ebers-Moll Model SPICE model: DC model SPICE uses the Ebers-Moll transistor model You know the following BJT equations:

Ebers-Moll model Versions

Gummel–Poon charge-control model The Gummel–Poon model is a detailed charge-controlled model of BJT dynamics, which has been adopted and elaborated by others to explain transistor dynamics in greater detail than the terminal-based models typically do . This model also includes the dependence of transistor β-values upon the dc current levels in the transistor, which are assumed current-independent in the Ebers–Moll model. A significant effect included in the Gummel–Poon model is the DC current variation of the transistor βF and βR. When certain parameters are omitted, the Gummel–Poon model reverts to the simpler Ebers–Moll model. The Gummel–Poon model and modern variants of it are widely used via incorporation in the SPICE.

Gummel-Poon Constructional equivalent Fig.1a: physical situation for a bipolar transistor, neglecting the parasitic pnp transistor. CMU: Common-base output capacitance CPI: Common-emitter input capacitance

Gummel-Poon Schematic equivalent Fig.1(b) shows the large signal schematic of the Gummel-Poon model. It represents the physical transistor, a current-controlled output current sink, and two diode structures including their capacitors. Gummel-Poon large signal schematic of the bipolar transistor

AC small signal schematic of the bipolar transistor From fig.1(b), small signal schematic for high frequency simulations can be derived. This means, for a given operating point, the DC currents are calculated and the model is linearized in this point (fig.1c). Such a schematic is used later for SPICE S-parameter simulations. It must be noted that the schematic after fig.1(c) is a pure linear model. Fig.1(c) AC small signal schematic of the bipolar transistor NOTE: XCJC effect neglected.

Sub-circuit schematic with parasitic PNP In order to make the presentations of the schematics complete, fig.1(d) depicts the sub-circuit used for modeling a npn transistor including the parasitic pnp. Fig.1(d): sub-circuit schematic when including the parasitic pnp

The Gummel-Poon Model Equations In order to make them better understandable, we assume no voltage drops at RB, RE and RC, i.e. vB'E'=vBE and vB'C'=vBC. TEMPERATURE VOLTAGE: BASE CURRENT: COLLECTOR CURRENT: BASE RESISTOR: SPACE CHARGE AND DIFFUSION CAPACITORS:

Gummel-Poon Model Equations Temperature Voltage Space charge & Diffusion capacitors Base Resistor

Gummel-Poon Model Equations Base Current Collector Current

The npn Gummel-Poon Static Model RC ICC - IEC = IS(exp(vBE/NFVt - exp(vBC/NRVt)/QB B RBB ILC IBR B’ ILE IBF RE E

Gummel Poon npn Model Equations IBF = ISexpf(vBE/NFVt)/BF ILE = ISEexpf(vBE/NEVt) IBR = ISexpf(vBC/NRVt)/BR ILC = ISCexpf(vBC/NCVt) QB = (1 + vBC/VAF + vBE/VAR )  {½ + [¼ + (BFIBF/IKF + BRIBR/IKR)]1/2 }

BJT Characterization Reverse Gummel vBEx= 0 = vBE + iBRB - iERE vBCx = vBC +iBRB +(iB+iE)RC iB = IBR + ILC = (IS/BR)expf(vBC/NRVt) + ISCexpf(vBC/NCVt) iE = bRIBR/QB = ISexpf(vBC/NRVt) (1-vBC/VAF-vBE/VAR ) {IKR terms }-1 iE RC iB RE RB vBCx vBC vBE + -