12/2/2001Ivan Hruska & Georges Blanchot1 LV power supply for TILECAL Requirements –7 outputs for one drawer (+5V, -5V,+15V,- 15V,+3.3V) –total power is.

Slides:



Advertisements
Similar presentations
Capacitive Electric Load Leveling Systems Conceptual Design Review November 9, 2004 Erin Davis Fred Jessup Benton O’Neil.
Advertisements

NSF : Nov. 10, LIGO End to End simulation overview  Time domain simulation written in C++  Like MATLAB with Interferometer toolbox  Major physics.
“Power Supply” Controls Voltage Difference in Voltage is set Output Current is “as requested” by attached device.
LSU 07/24/2004Defining Project Tasks1 Defining the Project Tasks Project Management Unit, Lecture 4.
Power supply planning for upgrade OT  Scintillating Fibre Wilco Vink On behalf of the SciFi group 19 May 2014.
1 BROOKHAVEN SCIENCE ASSOCIATES NSLS-II Stability Workshop April , 2007 NSLS-II Electrical Systems G. Ganetis NSLS-II Electrical Systems NSLS-II.
Electromagnetic Compatibility of a Low Voltage Power Supply for the ATLAS Tile Calorimeter Front-End Electronics G. BLANCHOT CERN, CH-1211 Geneva.
Ivan Pogrebnyak Supervisors: Paramonov, Drake, Proudfoot ATLAS, MSU, Argonne Tile week upgrade session June 10, 2015 TileCal requirements for ELMB upgrade.
Upgrade developments in Clermont-Ferrand Romeo Bonnefoy and François Vazeille Tilecal upgrade meeting (CERN, 13 June 2014) ● Handling tools ● Deported.
Todd Moore for the DES CollaborationApril 20 th, Quick Summary of Noise Test Results. Noise test software & hardware setup. Earth grounding/shielding.
15. CBM Collaboration Meeting, GSI, Darmstadt, April 12–16, 2010 Status of Front End Electronics N-XYTER PCBs & Power Supply Volker Kleipa, GSI Darmstadt.
18/7/2002Ivan Hruska EP/ATE1 LV brick for TILECAL  How to power the electronics of TILECAL ? Power supply as close as possible to electronics ?  Positives.
WP1 WP2 WP3 WP4 WP5 COORDINATOR WORK PACKAGE LDR RESEARCHER ACEOLE MID TERM REVIEW CERN 3 RD AUGUST 2010 Michał Bochenek Work Package 3: On-Detector Power.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Technical Training. 1 Configuration: 2558 Analog Input Module 1. Select voltage or current input mode for each channel 3. Select digital filtering, offset.
Todd Moore for the DES CollaborationApril 3 rd, Quick Summary of Noise Test Results. Noise test hardware & software setup. Earth grounding/shielding.
Short Informal Reports Incident Reports Field Trip Reports Occasional Progress Reports Periodic Progress Reports Project Completion Reports Inspection.
19/2/2002Ivan Hruska EP/ATE LV power supply for TILECAL News –Market survey is close to the final state PS requirements for whole box Bricks specification.
Paralleling capacitors to reduce high frequency output voltage ripple
1 Digital Signal Processing. 2 Digital Signal Processing Topic 8: Filter Design: IIR 1. Filter Design Specifications 2. Analog Filter Design 3. Digital.
17/6/2002Ivan Hruska,Francisca Calheiros,Bruno Allongue 1 TILECAL brick development Projected parameters design should fit the volume 160 x 40 x 50mm to.
Electronic Systems Support Power Supply Joint Activity Chris Parkman EP Electronic Systems Support (EP-ESS) February 26, 2003.
LCG CCRC’08 Status WLCG Management Board November 27 th 2007
Beam Line BPM Filter Module Nathan Eddy May 31, 2005.
CENG 476 Projects 2014 (10’th November 2014) 1. Projects One problem for each student One problem for each student 2.
XTR111 Noise/Slew Rate Follow-up Testing Ian Williams 2/23/11.
Charles University Prague Charles University Prague Institute of Particle and Nuclear Physics Absolute charge measurements using laser setup Pavel Bažant,
ATLAS DCS ELMB PRR, CERN, March 2002Fernando Varela ELMB Networks CAN/CANopen Interoperability of the ELMB Usage of the ELMB in ATLAS ELMB Networks Full.
US TileCal Meeting at UTA Possible Electronics Evolution J. Pilcher University of Chicago.
Thermal Screen Grounding CERN - Dec. 10 th, 2003 Enzo Carrone The thermal screen grounding and the tracker: a scary concert Enzo Carrone.
06/03/2002Ivan Hruska EP/ATE1 LV brick for TILECAL  Overview Design summary Results from 2nd radiation tests in PSI Villingen Bulk supply Plans for future.
9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.
MobiDAQ progress Paulo Vitor da Silva, Gerolf Schlager.
- CTF3 Collaboration Technical Meeting, January TBL BPM Electronics: Amplifier Status and Future Work Gabriel Montoro (1), Antoni Gelonch,
Midterm/Final Presentation Project Name Students: [Name1], [Name2] Supervisor: [SV Name] Context: Project [A/B/Special] Semester: Winter/Spring, Year Date:
24 October 2006 Industry Dialogue on xoserve services – Work Plan.
Upgrade of the TileCAL LVPS System Gary Drake Argonne National Laboratory, USA In Collaboration with The University of Chicago CERN Feb. 25, 2009 ATLAS.
Single Photon Detector for Laser Transponder on Mars František Bína Project manager: Doc. Ing. Ivan Procházka, DrSc. Presented at Seminar Project Czech.
Final Projects You can work alone or in groups of two. Complexity of the project must be proportional to number of students in the group. Proposals (25.
Framework & Requirements for an Access Node Control Mechanism in Broadband Multi-Service Networks ANCP WG IETF 73 – Minneapolis draft-ietf-ancp-framework-07.txt.
- CLICK WORKSHOP, October BPM for TBL: status of the amplifier Gabriel Montoro*, Antoni Gelonch, Yuri Kubyshin Universitat Politècnica de.
Low Voltage Power Supplies: towards design specifications Henryk Palka, IFJ PAN Krakow (for WP team: Krakow, Prague, KEK) DEPFET-Belle Meeting Karlsruhe,
PLC based Interlock Workshop CIS Team February 2016 ITER Central Interlock System Fast Interlock Controller.
32ch Beam-Former for Medical Ultrasound Scanner Performed by : Alaa Mozlbat, Hanna Abo Hanna. Instructor : Evgeniy Kuksin.
NTC 362 Week 2 Summary To purchase this material click below link 362/NTC-362-Week-2-Learning-Team- Analog-and-Digital-Comparison-Paper.
LDR 531 Week 1 Summary To purchase this material click on below link 531/LDR-531-Week-1-Summary For more details
LDR 531 Week 2 Summary To purchase this material click on below link 531/LDR-531-Week-2-Summary LDR 531 Week 2 Summary.
LDR 531 Week 4 Summary To purchase this material click on below link 531/LDR-531-Week-4-Summary LDR 531 Week 4 Summary.
LDR 531 Week 5 Summary To purchase this material click on below link R-531/LDR-531-Week-5-Summary For more details
LDR 531 Week 6 Summary To purchase this material click on below link 531/LDR-531-Week-6-Summary For more details
"Drawer Mechanics - MiniDrawer"
Upgrade activities at Clermont-Ferrand
Calorimeter Mu2e Development electronics Front-end Review
DSS Front End Software Review
Work progress in Turin x the MVD
TileCal upgrade EVO meeting Demonstrator tesks
Mini-drawers, FE-ASIC , Integrator
ALICE Muon Tracking Upgrade EDR Answers
Replace This Text with Committee Name
Interference in DVB-T reception resulting from LTE base stations
تحليل الحساسية Sensitive Analysis.
Progress on Natura 2000 filtered database
Quantity Tables for Emission Permits
POSTER NOTES 4.2 On your own CREATE a mini poster to describe the section assigned to you Record any information you think may be important from your section.
The QUIET ADC Implementation
Replace This Text with Committee Name
For More Details:

LIU BWS Firmware status
S21 (at center frequency) 19 dB
Presentation transcript:

12/2/2001Ivan Hruska & Georges Blanchot1 LV power supply for TILECAL Requirements –7 outputs for one drawer (+5V, -5V,+15V,- 15V,+3.3V) –total power is 230W –low ripple ( <100mVpp for digital part, <3mVpp for analogue parts) First prototype –VICOR bricks used with VI-RAM filters –Ripple measured in Barcelona ~2Vpp

12/2/2001Ivan Hruska & Georges Blanchot2 LV power supply for TILECAL October 2000 –Ripple measured at CERN 800mVpp ( scope BW 500MHz –Experiments with the best configuration on 5V level –After some changes ~80mVpp ( 20mVpp background ) –Detailed description in “Summary of experiments with LV prototype”

12/2/2001Ivan Hruska & Georges Blanchot3 LV power supply for TILECAL October / November / December 2000 –New design done at Prague according to summary results and new mechanical requests –Ripple measured ~70mVpp for 5V level sensitive to output coil parameters –But 250mVpp on 15V output !

12/2/2001Ivan Hruska & Georges Blanchot4 LV power supply for TILECAL Conclusion –New design improved the ripple value 10x –Ripple value is sufficient for 5V level digital –For 15V level and 5V analog is not sufficient –To go below 3mVpp is probably impossible with VICOR bricks we used

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2024 SlidePlayer.com Inc. All rights reserved.