Single-Chip Multi-Processors (CMP) PRADEEP DANDAMUDI 1 ELEC6200-001, Fall 08.

Slides:



Advertisements
Similar presentations
Multicore Architectures Michael Gerndt. Development of Microprocessors Transistor capacity doubles every 18 months © Intel.
Advertisements

Multiprocessors— Large vs. Small Scale Multiprocessors— Large vs. Small Scale.
Lecture 6: Multicore Systems
Microprocessor Microarchitecture Multithreading Lynn Choi School of Electrical Engineering.
Single-Chip Multiprocessor Nirmal Andrews. Case for single chip multiprocessors Advances in the field of integrated chip processing. - Gate density (More.
Extending the Unified Parallel Processing Speedup Model Computer architectures take advantage of low-level parallelism: multiple pipelines The next generations.
1 COMP 206: Computer Architecture and Implementation Montek Singh Mon, Dec 5, 2005 Topic: Intro to Multiprocessors and Thread-Level Parallelism.
Instruction Level Parallelism (ILP) Colin Stevens.
11/14/05ELEC Fall Multi-processor SoCs Yijing Chen.
ELEC 6200, Fall 07, Oct 29 McPherson: Vector Processors1 Vector Processors Ryan McPherson ELEC 6200 Fall 2007.
Trevor Burton6/19/2015 Multiprocessors for DSP SYSC5603 Digital Signal Processing Microprocessors, Software and Applications.
Chapter Hardwired vs Microprogrammed Control Multithreading
Chapter 17 Parallel Processing.
ECE 510 Brendan Crowley Paper Review October 31, 2006.
Multi-core processors. History In the early 1970’s the first Microprocessor was developed by Intel. It was a 4 bit machine that was named the 4004 The.
1 Copyright © 2012, Elsevier Inc. All rights reserved. Chapter 1 Fundamentals of Quantitative Design and Analysis Computer Architecture A Quantitative.
Joram Benham April 2,  Introduction  Motivation  Multicore Processors  Overview, CELL  Advantages of CMPs  Throughput, Latency  Challenges.
Chapter 18 Multicore Computers
Computer performance.
Hyper-Threading, Chip multiprocessors and both Zoran Jovanovic.
8 – Simultaneous Multithreading. 2 Review from Last Time Limits to ILP (power efficiency, compilers, dependencies …) seem to limit to 3 to 6 issue for.
Simultaneous Multithreading: Maximizing On-Chip Parallelism Presented By: Daron Shrode Shey Liggett.
Multi-core architectures. Single-core computer Single-core CPU chip.
Multi-Core Architectures
1 Multi-core processors 12/1/09. 2 Multiprocessors inside a single chip It is now possible to implement multiple processors (cores) inside a single chip.
POLITECNICO DI MILANO Parallelism in wonderland: are you ready to see how deep the rabbit hole goes? Multithreaded and multicore processors Marco D. Santambrogio:
1 Computer Architecture Research Overview Rajeev Balasubramonian School of Computing, University of Utah
C OMPUTER O RGANIZATION AND D ESIGN The Hardware/Software Interface 5 th Edition Chapter 1 Computer Abstractions and Technology Sections 1.5 – 1.11.
SJSU SPRING 2011 PARALLEL COMPUTING Parallel Computing CS 147: Computer Architecture Instructor: Professor Sin-Min Lee Spring 2011 By: Alice Cotti.
CASH: REVISITING HARDWARE SHARING IN SINGLE-CHIP PARALLEL PROCESSOR
Outline  Over view  Design  Performance  Advantages and disadvantages  Examples  Conclusion  Bibliography.
Super computers Parallel Processing By Lecturer: Aisha Dawood.
Classic Model of Parallel Processing
Shashwat Shriparv InfinitySoft.
Multi-core processors. 2 Processor development till 2004 Out-of-order Instruction scheduling Out-of-order Instruction scheduling.
CENTRAL PROCESSING UNIT. CPU Does the actual processing in the computer. A single chip called a microprocessor. Composed of an arithmetic and logic unit.
Chapter 5: Computer Systems Design and Organization Dr Mohamed Menacer Taibah University
Hybrid Multi-Core Architecture for Boosting Single-Threaded Performance Presented by: Peyman Nov 2007.
EKT303/4 Superscalar vs Super-pipelined.
E6200, Fall 07, Oct 24Ambale: CMP1 Bharath Ambale Venkatesh 10/24/2007.
The Standford Hydra CMP  Lance Hammond  Benedict A. Hubbert  Michael Siu  Manohar K. Prabhu  Michael Chen  Kunle Olukotun Presented by Jason Davis.
CS203 – Advanced Computer Architecture
Processor Performance & Parallelism Yashwant Malaiya Colorado State University With some PH stuff.
CS203 – Advanced Computer Architecture Performance Evaluation.
Computer Architecture: Multi-Core Processors: Why? Prof. Onur Mutlu Carnegie Mellon University.
VU-Advanced Computer Architecture Lecture 1-Introduction 1 Advanced Computer Architecture CS 704 Advanced Computer Architecture Lecture 1.
PipeliningPipelining Computer Architecture (Fall 2006)
Multi-Core CPUs Matt Kuehn. Roadmap ► Intel vs AMD ► Early multi-core processors ► Threads vs Physical Cores ► Multithreading and Multi-core processing.
Fall 2012 Parallel Computer Architecture Lecture 4: Multi-Core Processors Prof. Onur Mutlu Carnegie Mellon University 9/14/2012.
CS203 – Advanced Computer Architecture
Auburn University COMP8330/7330/7336 Advanced Parallel and Distributed Computing Parallel Hardware Dr. Xiao Qin Auburn.
CS203 – Advanced Computer Architecture
Lynn Choi School of Electrical Engineering
CS Lecture 20 The Case for a Single-Chip Multiprocessor
Multi-core processors
Lynn Choi School of Electrical Engineering
Multi-core processors
Multi-core processors
Architecture & Organization 1
Computer Architecture and Organization
/ Computer Architecture and Design
Hyperthreading Technology
Architecture & Organization 1
Levels of Parallelism within a Single Processor
Computer Architecture Lecture 4 17th May, 2006
Hardware Multithreading
Chapter 1 Introduction.
Computer Evolution and Performance
Levels of Parallelism within a Single Processor
The University of Adelaide, School of Computer Science
Presentation transcript:

Single-Chip Multi-Processors (CMP) PRADEEP DANDAMUDI 1 ELEC , Fall 08

Microprocessor Methods To Increase Performance: The number of transistors available has a huge effect on the performance of a processor. More transistors also allow for a technology called pipelining. Parallelism 2 ELEC , Fall 08

Parallelism in Microprocessors Pipelining is most prevalent ▫Used in everything ▫Even microcontrollers ▫Decreases cycle time ▫Allows up to 1 instruction per cycle (IPC) ▫No programming changes ▫Some Pentium 4s have more than 30 stages! Parallelism classifications: Instruction level Loop level Thread level - Future trend Process level - Future trend 3 ELEC , Fall 08

Instruction Level Parallelism (ILP) Competing technology - Superscalar Executing multiple instruction in the same clock cycle. Dynamic scheduling-ability to execute out of program order. Single processor Replace ALU with multiple functional units Dispatch several instructions at once 4 ELEC , Fall 08

Superscalar pipeline 5 ELEC , Fall 08

Competing technologies Simultaneous Multi Threading ▫Simultaneous Multi threading architecture is similar to that of the superscalar. ▫SMT processors support wide superscalar processors with hardware, to execute instructions from multiple thread concurrently. Out-of-Order Execution ▫Where instructions execute in any order that does not violate data dependencies. ▫ Note that this technique is independent of both pipelining and superscalar 6 ELEC , Fall 08

Centralized architecture Disadvantages of centralized architectures such as SMT and Superscalars are: - Area increases quadratically with core’s complexity. - Increase in cycle time – interconnect delays. Delay with wires dominate delay of critical path of CPU. Possible to make simpler clusters, but results in deeper pipeline and increase in branch misprediction penalty. - Design verification cost high, due to complexity and single processor - Large demand on memory system. 7 ELEC , Fall 08

Why Multiprocessor Systems? Single-core microprocessor performance increases are beginning to slow [1] due to: ▫Increasing power consumption (>100 W) ▫Increasing heat dissipation ▫Diminishing performance gains from ILP & TLP As a result manufactures are turning to a multi-core microprocessor approach ▫Multiple smaller energy efficient processing cores are integrated onto a single chip ▫Improves overall performance by performing more work concurrently ▫The latencies associated with chip-to-chip communication disappear, Shared data structures are much less of a problem. 8 ELEC , Fall 08

Case for single chip multiprocessors Advances in the field of integrated chip processing. - Gate density (More transistors per chip) - Cost of wires Large uniprocessors are no longer scaling in performance, because it is only possible to extract a limited amount of parallelism from a typical instruction stream using conventional superscalar instruction issue techniques. 9 ELEC , Fall 08

CMP Architectures Two general types of multi-core or chip multiprocessor (CMP) architectures ▫Homogeneous CMPs – all processing elements (PEs) are the same ▫Heterogeneous CMPs – comprised of different PEs Homogenous dual-core processors for PCs are now available from all major manufactures Heterogeneous CMPs are available in the form of multiprocessor systems-on-chips (MPSoCs) 10 ELEC , Fall 08

Single chip Multiprocessor architecture 11 ELEC , Fall 08

CMP Advantages CMPs have several advantages over single processor solutions ▫Energy and silicon area efficiency  By Incorporating smaller less complex cores onto a single chip  Dynamically switching between cores and powering down unused cores [5] ▫Increased throughput performance by exploiting parallelism  Multiple computing resources can take better advantage of instruction, thread, and process level parallelism 12 ELEC , Fall 08

13 ELEC , Fall 08

14 ELEC , Fall 08

Summary The CMP architecture is now the architecture of choice for semiconductor manufactures CMPs are more area and energy efficient than single processor solutions CMPs achieve greater throughput than single processor solutions as more work can be done concurrently Custom multi-processor systems can now be designed and simulated from the ground up using software solutions from several companies 15 ELEC , Fall 08

References 07CAC003 L Hammond, BA Nayfeh, K Olukotun, “A Single-Chip Multiprocessor,” IEEE, Sept 1997.A Single-Chip Multiprocessor essors.pdf Chip Multiprocessor (CMP) Architectures,web.cecs.pdx.edu/~mperkows/CAPSTONES/DSP1/ELG6163_Burton.ppt en.wikipedia.org/wiki/ 16 ELEC , Fall 08