Samsung Poland R&D Center 2009.09.18. 2 © Samsung Electronics Co., LTD S/W Platform Team | Ver.DateDescriptionAuthorReviewer 0.12009/09/18Initial VersionMarek.

Slides:



Advertisements
Similar presentations
Portable media player RD –A 谢国佳.
Advertisements

Intellectual Property (IP) Cores By Jannin Joy A. Ramirez.
September 18, A device for storing and retrieving digital information It consists of one or more rigid ("hard") rapidly rotating discs (platters)
3D Graphics Content Over OCP Martti Venell Sr. Verification Engineer Bitboys.
Chapter 8-Video.
Chapter 8-Video.
Multimedia Components (Develop & Delivery System)
GStreamer as multimedia framework in Android: a new alternative.
Ascendent's Fusion 360 hybrid platform creates a true hybrid surveillance system by utilizing the advantages of Analog, Megapixel, and IP technologies.
Google's android as an application environment for DTV decoder system Consumer Electronics (ISCE), 2010 IEEE 14th International Symposium on, 7-10 June.
Portable Multimedia Playback Device
Standards, process, requirements 4K PLAYBACK EXPLAINED.
Design center Vienna Donau-City-Str. 1 A-1220 Vienna Vers SVEN Scalable Video Engine Gerald Krottendorfer.
EET Advanced Digital Display Adapters. A vital part to the system provides the visual part of the Human/Computer interface In boot process, goes.
Conversion Between Video Compression Protocols Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin Cooperated with:
Communicating With Devices Interrupts Lecture 10.4 Section 10.6.
Digital Video Recorder Eric Bowden, Matt Ricks, Irene Thompson.
Embedded Transport Acceleration Intel Xeon Processor as a Packet Processing Engine Abhishek Mitra Professor: Dr. Bhuyan.
1 Input/Output Chapter 3 TOPICS Principles of I/O hardware Principles of I/O software I/O software layers Disks Clocks Reference: Operating Systems Design.
Processor Frequency Setting for Energy Minimization of Streaming Multimedia Application by A. Acquaviva, L. Benini, and B. Riccò, in Proc. 9th Internation.
Introducing MagicInfo Videowall 2
EEL 6935 Embedded Systems Long Presentation 2 Group Member: Qin Chen, Xiang Mao 4/2/20101.
Raghu Machiraju Slides: Courtesy - Prof. Huamin Wang, CSE, OSU
Video Data Topic 4: Multimedia Technology. What is Video? A video is just a collection of bit-mapped images that when played quickly one after another.
DXVA 2.0 A new Hardware Video Acceleration Pipeline for Windows Vista
7 MAIN COMPONENTS! Charlotte Oates. MOTHERBOARD! A motherboard (sometimes alternatively known as the mainboard, system board, planar board or logic board,
NTSC to VGA Converter Marco Moreno Adrian De La Rosa
Compact MythTV Frontend Advisor: Professor Wilsey Dustin Grimmeissen Richard Anderson David Kesler.
1 Copyright © 2011, Elsevier Inc. All rights Reserved. Appendix E Authors: John Hennessy & David Patterson.
0 Embedded Real-Time System Leader JBOSN RTOS : 선택이 아닌 필수 Network Camera Controller S65K Series.
Motivation Mobile embedded systems are present in: –Cell phones –PDA’s –MP3 players –GPS units.
2007 DAC/ISSCC Student Design Contest Winner Jeong-Ho Woo ( ) A 152mW/195mW Multimedia Processor with Fully Programmable 3D Graphics.
1 Computer Graphics Week3 –Graphics & Image Processing.
Add on cards. Also known as Expansion card or interface adapter. It can be inserted into an expansion slot of a motherboard to add functionality to a.
Multimedia & Communications ATMEL Bluetooth Background information on Bluetooth technology ATMEL implementation of Bluetooth spec.
Embedded Streaming Media with GStreamer and BeagleBoard
© 2011 The McGraw-Hill Companies, Inc. All rights reserved Chapter 6: Video.
A DSP-Based Platform for Wireless Video Compression Patrick Murphy, Vinay Bharadwaj, Erik Welsh & J. Patrick Frantz Rice University November 18, 2002.
SPCA554A Mobile Camera Multimedia Processor By Harrison Tsou.
SC2005 Product Overview DTV Source Applications Broadband Entertainment Division July 2001.
Samsung S3C64x0 Based Multimedia Solution
Module 8 Review Questions 1.VGA stands for A. Video Graphic Association B. Video Gradient Array C. Video Graphic Array D. Video Graphic Arrangement.
Intruder Alert System By: Jordan Tymburski Rachita Bhatia.
System Software Provides GUI Manages the resources of the computer system Defines the Software Platform Components of System Software Operating system.
Equator BSP-15 Video- centric SoC By Anastasia Christou Reg. No. :
MULTIMEDIA INPUT / OUTPUT TECHNOLOGIES
Hardware Image Signal Processing and Integration into Architectural Simulator for SoC Platform Hao Wang University of Wisconsin, Madison.
Digital Graphics. Formats: BMP – Bitmap image file which is used to store Bitmap digital images PNG – Portable Network Graphics GIF – Graphics Interchange.
Input-Output Organization
Global Edge Ian Carvalho Architect 14 October 2010 Copyright © 2010, Global Edge Software Ltd., Bangalore, India Version 1.0 ID 730L: Getting Started with.
SOC Virtual Prototyping: An Approach towards fast System- On-Chip Solution Date – 09 th April 2012 Mamta CHALANA Tech Leader ST Microelectronics Pvt. Ltd,
Shinasol Enterprise Co,. Ltd. Phone) Fax)
Design and Implementation of a Scalable System Architecture for Embedded Multimedia Terminal Electrical and Control Engineering (ICECE), 2011 International.
MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective.
1 Final Project Multimedia Architecture and Processing Laboratory 多媒體架構與處理實驗室 Ph.D Chih-Hung Li ( 李志鴻 ) 2007 Spring Term.
Group 10 – Extensible Digital Logic Educational Tool.
Technology Vocabulary Matthew L. Morris. A-D Application- A program or group of programs designed for end users. Data- Distinct pieces of information.
Computer Parts And Components PERIPHERALS. Definition of Peripherals External hardware devices attached to the computer are called peripheral devices.
Multimedia. A medium (plural media) is something that a presenter can use for presentation of information Two basic ways to present information are: –Unimedium.
Implementation of Real Time Image Processing System with FPGA and DSP Presented by M V Ganeswara Rao Co- author Dr. P Rajesh Kumar Co- author Dr. A Mallikarjuna.
Graphics Graphics Korea University cgvr.korea.ac.kr Introduction to Computer Graphics 고려대학교 컴퓨터 그래픽스 연구실.
DaVinci Overview (features and programming) Kim dong hyouk.
2D-Graphic Accelerator
Software.
Transformer for your computer
GPU Architecture and Its Application
IP Speed Dome Solution 2006-Feb-22.
System On Chip.
Chapter 6: Video.
Highly Efficient and Flexible Video Encoder on CPU+FPGA Platform
Presentation transcript:

Samsung Poland R&D Center

2 © Samsung Electronics Co., LTD S/W Platform Team | Ver.DateDescriptionAuthorReviewer /09/18Initial VersionMarek Szyprowski

3 © Samsung Electronics Co., LTD S/W Platform Team | Samsung System on Chip products Samsung S5PC110 SoC multimedia capabilities Samsung S5PC110 - Display pipelines Samsung S5PC110 – Multimedia Use Cases Samsung S3C6410 SoC multimedia capabilities Samsung S5PC110 - Display pipelines Samsung S3C6410 – Multimedia Use Cases Summary

4 © Samsung Electronics Co., LTD S/W Platform Team | S5PC100 and S5PC110  latest Samsung System on Chip products S3C6410  mature Samsung SoC  already well supported in Linux Kernel v Common features:  ARM CPU  A bunch of integrated multimedia peripherals  All multimedia IPs can access system memory directly.  All multimedia IPs require buffers to be contiguous in physical memory.

5 © Samsung Electronics Co., LTD S/W Platform Team | CPU – ARM CortexA8 1GHz Display Controller (5 independent windows with OSD/Blending) TV Encoder with Mixer and HDMI output FIMC x3 (unified camera interface, image scaler, rotator and color space converter) Multi Format Codec (MPEG1,2,4, H.263, H.264 encoder/decoder) JPEG coder/encoder 3D accelerator

6 © Samsung Electronics Co., LTD S/W Platform Team | Display Controller Mixer/Blender/OSD controller Window 0 Window 1 Window 2 Window 3 Window 4 Camera ACamera BSystem Memory FIMC 0 FIMC 2 FIMC 1 Display Device DMA inDMA outDMA in Simplified architecture of the main display pipeline

7 © Samsung Electronics Co., LTD S/W Platform Team | TV Mixer Mixer/Blender Background Graphics 1 Graphics 2 Video System Memory Video Processor DMA in Simplified architecture of the TV display pipeline HDMI Out TV Encoder

8 © Samsung Electronics Co., LTD S/W Platform Team | Multiple input support:  Camera A or Camera B interfaces (ITU-R BT 601/656/709 mode)  DMA in from system memory Multiple output support:  DMA out to system memory  Direct FIFO to Display Controller’s Window Image scaler, mirror and rotation support Color space conversion support Direct FIFO to Display Controller heavily reduces system memory throughput 70 fps consumes about 100MB/s)

9 © Samsung Electronics Co., LTD S/W Platform Team | FIMC 0 Scaling to OSD window size Camera A YUV frame(s) FIMC 1 Scaling to target size, color space conversion Display Controller Window 0 OSD System Memory Recording a movie from camera with live preview in OSD Window

10 © Samsung Electronics Co., LTD S/W Platform Team | FIMC 0 Scaling to OSD window size Display Controller Window 0 OSD input System Memory YUV frame(s) Decoding and displaying a movie (i.e. H264) Multi Format Codec H264 decoder mode System Memory H246 frame(s)

11 © Samsung Electronics Co., LTD S/W Platform Team | FIMC 0 Scaling to target picture size System Memory YUV frame One Shot operations (hardware accelerated image manipulation in system memory) JPEG accelerator encoder mode System Memory RGB frame System Memory JPEG image

12 © Samsung Electronics Co., LTD S/W Platform Team | CPU - ARM1176JZF-S 533MHz Display Controller (5 independent windows with OSD/Blending) Camera Interface (2 separate paths, image scaler and color space converter) Post Processor and TV Scaler (image scaler and color space converter) Image Rotator Multi Format Codec (MPEG2, MEPEG-4, DivX, H.263, H.264 encoder/decoder) JPEG coder/encoder 3D accelerator 2D accelerator

13 © Samsung Electronics Co., LTD S/W Platform Team | Display Controller Mixer/Blender/OSD controller Window 0 Window 1 Window 2 Window 3 Window 4 Camera ASystem Memory Post Processor CameraIF (codec) CameraIF (preview) LCD Display Device DMA inDMA outDMA in Simplified architecture of the main display pipeline TV Scaler TV Encoder

14 © Samsung Electronics Co., LTD S/W Platform Team | Camera IF (preview) Scaling to OSD window size Camera A YUV frame(s) Camera IF (codec) Scaling to target size, color space conversion Display Controller Window 0 OSD System Memory Recording a movie from camera with live preview in OSD Window

15 © Samsung Electronics Co., LTD S/W Platform Team | Post Processor Scaling to OSD window size Display Controller Window 0 OSD input System Memory YUV frame(s) Decoding and displaying a movie with rotation (i.e. H264) Multi Format Codec H264 decoder mode System Memory H246 frame(s) System Memory rotated YUV frame(s) Image Rotator

16 © Samsung Electronics Co., LTD S/W Platform Team | Post Processor Scaling to target picture size System Memory YUV frame One Shot operations (hardware accelerated image manipulation in system memory) JPEG accelerator encoder mode System Memory RGB frame System Memory JPEG image

17 © Samsung Electronics Co., LTD S/W Platform Team | Samsung SoCs also have multimedia accelerators that work in transactional mode:  DMA input, processing, DMA output  Some of them (like 2D accelerator/blitter or 3D engine) does not fit well into Video4Linux framework All multimedia devices require buffers that are contiguous in physical memory  Buffer Manager is required  Buffer Manager should not be tied only to Video4Linux devices  Memory fragmentation issues No dedicated video memory bus in Samsung SoCs, all video data is pipelined through system memory