Antoine Girard VAL-AMS Project Meeting April 2007 Behavioral Metrics for Simulation-based Circuit Validation.

Slides:



Advertisements
Similar presentations
1 Verification by Model Checking. 2 Part 1 : Motivation.
Advertisements

Model Checking Lecture 2. Three important decisions when choosing system properties: 1automata vs. logic 2branching vs. linear time 3safety vs. liveness.
Brief Introduction to Logic. Outline Historical View Propositional Logic : Syntax Propositional Logic : Semantics Satisfiability Natural Deduction : Proofs.
An improved on-the-fly tableau construction for a real-time temporal logic Marc Geilen 12 July 2003 /e.
Techniques for Proving the Completeness of a Proof System Hongseok Yang Seoul National University Cristiano Calcagno Imperial College.
Algorithmic Software Verification VII. Computation tree logic and bisimulations.
Planning based on Model Checking Dept. of Information Systems and Applied CS Bamberg University Seminar Paper Svetlana Balinova.
Automatic Verification Book: Chapter 6. What is verification? Traditionally, verification means proof of correctness automatic: model checking deductive:
ECE Synthesis & Verification - L271 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Systems Model Checking basics.
UIUC CS 497: Section EA Lecture #2 Reasoning in Artificial Intelligence Professor: Eyal Amir Spring Semester 2004.
CS6133 Software Specification and Verification
Hybrid Systems Presented by: Arnab De Anand S. An Intuitive Introduction to Hybrid Systems Discrete program with an analog environment. What does it mean?
Timed Automata.
Model Checker In-The-Loop Flavio Lerda, Edmund M. Clarke Computer Science Department Jim Kapinski, Bruce H. Krogh Electrical & Computer Engineering MURI.
Zonotopes Techniques for Reachability Analysis Antoine Girard Workshop “Topics in Computation and Control” March 27 th 2006, Santa Barbara, CA, USA
Verification of Hybrid Systems An Assessment of Current Techniques Holly Bowen.
Combining Symbolic Simulation and Interval Arithmetic for the Verification of AMS Designs Mohamed Zaki, Ghiath Al Sammane, Sofiene Tahar, Guy Bois FMCAD'07.
SAT and Model Checking. Bounded Model Checking (BMC) A.I. Planning problems: can we reach a desired state in k steps? Verification of safety properties:
1 Formal Models for Stability Analysis : Verifying Average Dwell Time * Sayan Mitra MIT,CSAIL Research Qualifying Exam 20 th December.
Probabilistic Verification of Discrete Event Systems Håkan L. S. Younes Reid G. Simmons (initial work performed at HTC, Summer 2001)
Discrete Abstractions of Hybrid Systems Rajeev Alur, Thomas A. Henzinger, Gerardo Lafferriere and George J. Pappas.
EECE Hybrid and Embedded Systems: Computation T. John Koo, Ph.D. Institute for Software Integrated Systems Department of Electrical Engineering and.
Property-Based Test Generation Li Tan, Oleg Sokolsky, and Insup Lee University of Pennsylvania.
Witness and Counterexample Li Tan Oct. 15, 2002.
Approximate Abstraction for Verification of Continuous and Hybrid Systems Antoine Girard Guest lecture ESE601: Hybrid Systems 03/22/2006
Technion 1 (Yet another) decision procedure for Equality Logic Ofer Strichman and Orly Meir Technion.
Probabilistic Verification of Discrete Event Systems Håkan L. S. Younes.
Embedded Systems Laboratory Department of Computer and Information Science Linköping University Sweden Formal Verification and Model Checking Traian Pop.
ESE601: Hybrid Systems Introduction to verification Spring 2006.
Witness and Counterexample Li Tan Oct. 15, 2002.
Toyota: James Kapinski, Jyotirmoy Deshmukh,
1 Formal Engineering of Reliable Software LASER 2004 school Tutorial, Lecture1 Natasha Sharygina Carnegie Mellon University.
Model Checking LTL over (discrete time) Controllable Linear System is Decidable P. Tabuada and G. J. Pappas Michael, Roozbeh Ph.D. Course November 2005.
272: Software Engineering Fall 2012 Instructor: Tevfik Bultan Lecture 4: SMT-based Bounded Model Checking of Concurrent Software.
CONTROL of NONLINEAR SYSTEMS with LIMITED INFORMATION Daniel Liberzon Coordinated Science Laboratory and Dept. of Electrical & Computer Eng., Univ. of.
CONTROL of NONLINEAR SYSTEMS under COMMUNICATION CONSTRAINTS Daniel Liberzon Coordinated Science Laboratory and Dept. of Electrical & Computer Eng., Univ.
1 © Alexis Kwasinski, 2011 DC micro-grids comprise cascade distributed power architectures – converters act as interfaces Point-of-load converters present.
Approximation Metrics for Discrete and Continuous Systems Antoine Girard and George J. Pappas VERIMAG Workshop.
University of Virginia Proportional Control Spring 2015 Jack Stankovic University of Virginia.
Logics for Data and Knowledge Representation Propositional Logic: Reasoning Originally by Alessandro Agostini and Fausto Giunchiglia Modified by Fausto.
Benjamin Gamble. What is Time?  Can mean many different things to a computer Dynamic Equation Variable System State 2.
TUTORIAL on LOGIC-BASED CONTROL Part I: SWITCHED CONTROL SYSTEMS Daniel Liberzon Coordinated Science Laboratory and Dept. of Electrical & Computer Eng.,
1 Automatic Refinement and Vacuity Detection for Symbolic Trajectory Evaluation Orna Grumberg Technion Haifa, Israel Joint work with Rachel Tzoref.
Dina Workshop Analysing Properties of Hybrid Systems Rafael Wisniewski Aalborg University.
Lecture #5 Properties of hybrid systems João P. Hespanha University of California at Santa Barbara Hybrid Control and Switched Systems.
Defining Programs, Specifications, fault-tolerance, etc.
Formal Verification Lecture 9. Formal Verification Formal verification relies on Descriptions of the properties or requirements Descriptions of systems.
Daniel Kroening and Ofer Strichman 1 Decision Procedures An Algorithmic Point of View BDDs.
On the Relation between SAT and BDDs for Equivalence Checking Sherief Reda Rolf Drechsler Alex Orailoglu Computer Science & Engineering Dept. University.
CS6133 Software Specification and Verification
- 1 -  P. Marwedel, Univ. Dortmund, Informatik 12, 05/06 Universität Dortmund Validation - Formal verification -
THE IMPORTANCE OF DISCRETE MATHEMATICS IN COMPUTER TECHNOLOGY.
Verification & Validation By: Amir Masoud Gharehbaghi
Probabilistic Verification of Discrete Event Systems Håkan L. S. Younes.
1 CSEP590 – Model Checking and Automated Verification Lecture outline for July 9, 2003.
Model Checking Lecture 1. Model checking, narrowly interpreted: Decision procedures for checking if a given Kripke structure is a model for a given formula.
Bounded Model Checking A. Biere, A. Cimatti, E. Clarke, Y. Zhu, Symbolic Model Checking without BDDs, TACAS’99 Presented by Daniel Choi Provable Software.
Model Checking Lecture 1: Specification Tom Henzinger.
Knowledge Repn. & Reasoning Lecture #9: Propositional Logic UIUC CS 498: Section EA Professor: Eyal Amir Fall Semester 2005.
On the Relation Between Simulation-based and SAT-based Diagnosis CMPE 58Q Giray Kömürcü Boğaziçi University.
29/06/2016Verification Synchronous Languages Verification.
Unified Adaptivity Optimization of Clock and Logic Signals Shiyan Hu and Jiang Hu Dept of Electrical and Computer Engineering Texas A&M University.
Complexity of Compositional Model Checking of Computation Tree Logic on Simple Structures Krishnendu Chatterjee Pallab Dasgupta P.P. Chakrabarti IWDC 2004,
Presentation Title 2/4/2018 Software Verification using Predicate Abstraction and Iterative Refinement: Part Bug Catching: Automated Program Verification.
Propositional Logic (a.k.a. Sentential Logic)
Software Engineering (CSI 321)
Propositional Calculus: Boolean Algebra and Simplification
IS 2935: Developing Secure Systems
Discrete Controller Synthesis
Introduction to verification
Presentation transcript:

Antoine Girard VAL-AMS Project Meeting April 2007 Behavioral Metrics for Simulation-based Circuit Validation

Time Domain Properties of Circuits Use Linear or Metric Temporal Logic Transient dynamics analysis: Desired performance characteristics: 1.Maximum overshoot 2.Rise time 3.Delay time 4.Settling time 5.Constraints on input/states 6.Response sensitivity

Time Domain Properties of Circuits System: Step input (t > 0) : Steady state at t = 0 - : Property: from Zhi Han’s PhD Thesis 2005

Computer Aided Techniques for Circuit Validation Model based validation of time domain properties of circuits and systems: - Specifications: Temporal Logic Formula. - For a set of possible initial states, inputs and parameters. Testing: - Simulate a (large) number of trajectories. - Does each trajectory satisfies the specification ? - No validation proof: notion of coverage. Reachability based verification: - Compute the (infinite) set of all possible trajectories. - Does each trajectory satisfies the specification ? - Formal proof. Intermediate approach: - Can we build a formal proof from a finite number of trajectories ?

Verification using Simulation Following the approach presented in: Fainekos, Girard and Pappas, Temporal logic verification using simulation, FORMATS Behavioral metrics: reachable set covering Can I compute a finite number of trajectories y 1,…,y N and parameters e 1,…,e N such that Quantitative interpretation of temporal logic formula: robustness degree [  ](y) How much can I perturb the trajectory y and the property  remains true / false ? Circuit validation:

Outline of the Talk Behavioral metrics. Quantitative interpretation of temporal logics Algorithms for circuits validation.

Behavioral Metrics Discrete time dynamical system with continuous/discrete inputs. Distance between trajectories starting from neighbour states, for neighbour sequences of inputs, remains small. Notion of behavioral metrics a.k.a. - Contraction metrics (Slotine) -  - ISS Lyapunov functions (Angeli) - Bisimulation functions (Girard & Pappas)

Behavioral Metrics Behavioral metric: function V: R n × R n  R + such that with 0< <1 and  0. Intuitively the function V : - bounds the distance between observations. - decreases under the evolution of the system.

Behavioral Metrics - Example I Transmission Line Model Behavioral metric exists:

Behavioral Metrics - Example II Boost DC/DC Converter

Behavioral Metrics - Example III Electrical oscillator with half-wave rectifier Behavioral metrics for LCS ? Use results on Lyapunov stability of LCS:

Reachable Set Covering Assume for simplicity that I={x 0 }, sample the set of inputs U : Build the simulation tree :

Reachable Set Covering Then for any trajectory y 0,...y N, of S, there exists a path q 0,...,q N in the simulation tree such that Good point: any accuracy can be achieved by choosing  fine enough ! Bad point: number of points in the simulation tree is exponential in time horizon N ! - Solution: construction of the tree guided by the property to be verified.

Outline of the Talk Behavioral metrics. Quantitative interpretation of temporal logics Algorithms for circuits validation.

Metric Temporal Logic (MTL) I can be of any bounded or unbounded interval of N. i.e. I = [0,+  ), I = [2,9] Syntax: Boolean Semantics: Fainekos, Pappas: Robustness of Temporal Logic Specifications, 2006

But the Boolean truth value is not enough … MTL Spec:  ((x  -10)    2 (x  10)) MTL Spec:  ((x  -10)    2 (x  10)) Fainekos, Pappas: Robustness of Temporal Logic Specifications, 2006

Syntax: Robust Semantics: Robust Semantics for MTL I can be of any bounded or unbounded interval of N. i.e. I = [0,+  ), I = [2,9] Fainekos, Pappas: Robustness of Temporal Logic Specifications, 2006

Robust and Boolean Semantics for MTL Proposition: Let Φ be an MTL formula and T be a signal, then Theorem: Let Φ be an MTL formula and T be a signal, then N Fainekos, Pappas: Robustness of Temporal Logic Specifications, 2006

Outline of the Talk Behavioral metrics. Quantitative interpretation of temporal logics Algorithms for circuits validation.

Circuit Validation Let us define the robustness of the property Φ over the trajectories of S : Build the simulation tree with sampling parameter  : for any trajectory y 0,...y N, of S, there exists a path q 0,...,q N in the simulation tree The property is verified / falsified if The number of nodes in the simulation tree is

The previous algorithm allows to sample uniformly the reachable set When interested in property verification, we can adapt locally the sampling to increase efficiency. e.g. for safety property: - use coarse sampling when far from the unsafe set - use fine sampling when near the unsafe set This multiresolution sampling of the reachable set is obtained by the procedure: - start with a coarse simulation graph - refine adaptively in regions where it is needed Property guided Simulation

Multiresolution simulation graph : Property guided Simulation

Mark the unsafe states : Property guided Simulation

Refinement procedure: Property guided Simulation

Refinement procedure: Property guided Simulation

Refinement procedure: Property guided Simulation

until you can conclude. Property guided Simulation

Three-dimensional linear system: Example Unsafe = {x 2  -7.4}Unsafe = {x 2  -7} Unsafe = {x 2  -6.2}Unsafe = {x 2  -5.8}

Verification of infinite state systems using simulation Based on the notion of behavioral metrics Computational cost related to the robustness of the system - the more robust, the easier the computation - for very robust system, verification requires one simulation Future work (in VAL-AMS project) - computation of behavioral metrics for LCS - interface with SICONOS - algorithms for computing “smartly” the simulation tree. - deeper analysis of the computational cost. Conclusions