Low power and cost effective VLSI design for an MP3 audio decoder using an optimized synthesis- subband approach T.-H. Tsai and Y.-C. Yang Department of.

Slides:



Advertisements
Similar presentations
WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 20s: Computer Hardware 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 20s Computer Hardware Department of.
Advertisements

David Hansen and James Michelussi
1 A HIGH THROUGHPUT PIPELINED ARCHITECTURE FOR H.264/AVC DEBLOCKING FILTER Kefalas Nikolaos, Theodoridis George VLSI Design Lab. Electrical & Computer.
Guerino Mazzola (Fall 2014 © ): Introduction to Music Technology IIIDigital Audio III.6 (Fr Oct 24) The MP3 algorithm with PAC.
CS335 Principles of Multimedia Systems Audio Hao Jiang Computer Science Department Boston College Oct. 11, 2007.
MP3 Optimization Exploiting Processor Architecture and Using Better Algorithms Mancia Anguita Universidad de Granada J. Manuel Martinez – Lechado Vitelcom.
ECE 734: Project Presentation Pankhuri May 8, 2013 Pankhuri May 8, point FFT Algorithm for OFDM Applications using 8-point DFT processor (radix-8)
INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS, ICT '09. TAREK OUNI WALID AYEDI MOHAMED ABID NATIONAL ENGINEERING SCHOOL OF SFAX New Low Complexity.
Lecture 2-Berkeley RISC Penghui Zhang Guanming Wang Hang Zhang.
Embedded Software Optimization for MP3 Decoder Implemented on RISC Core Yingbiao Yao, Qingdong Yao, Peng Liu, Zhibin Xiao Zhejiang University Information.
Speech & Audio Processing
1 Audio Compression Techniques MUMT 611, January 2005 Assignment 2 Paul Kolesnik.
Lecture #17 INTRODUCTION TO THE FAST FOURIER TRANSFORM ALGORITHM Department of Electrical and Computer Engineering Carnegie Mellon University Pittsburgh,
Source Code Optimization and Profiling of Energy Consumption in Embedded System Simunic, T.; Benini, L.; De Micheli, G.; Hans, M.; Proceedings on The 13th.
MPEG Audio Compression by V. Loumos. Introduction Motion Picture Experts Group (MPEG) International Standards Organization (ISO) First High Fidelity Audio.
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Lecture #18 FAST FOURIER TRANSFORM INVERSES AND ALTERNATE IMPLEMENTATIONS Department of Electrical and Computer Engineering Carnegie Mellon University.
Fourier Transform and Applications
Developement and Implementation of an MPEG1 Layer III Decoder on x86 and TMS320C6711 platforms Farina Simone (Braidotti Enrico)
1 DSP Implementation on FPGA Ahmed Elhossini ENGG*6090 : Reconfigurable Computing Systems Winter 2006.
Image Compression - JPEG. Video Compression MPEG –Audio compression Lossy / perceptually lossless / lossless 3 layers Models based on speech generation.
Prepared by: Hind J. Zourob Heba M. Matter Supervisor: Dr. Hatem El-Aydi Faculty Of Engineering Communications & Control Engineering.
1 Design and Implementation of an Efficient MPEG-4 Interactive Terminal on Embedded Devices Yi-Chin Huang, Tu-Chun Yin, Kou-Shin Yang, Yan-Jun Chang, Meng-Jyi.
Real time DSP Professors: Eng. Julian Bruno Eng. Mariano Llamedo Soria.
Requirements Determine processor core Determine the number of hardware profiles and the benefits of each profile Determine functionality of each profile.
Motivation Mobile embedded systems are present in: –Cell phones –PDA’s –MP3 players –GPS units.
Platform-based Design for MPEG-4 Video Encoder Presenter: Yu-Han Chen.
1 Miodrag Bolic ARCHITECTURES FOR EFFICIENT IMPLEMENTATION OF PARTICLE FILTERS Department of Electrical and Computer Engineering Stony Brook University.
Simultaneous Multithreading: Maximizing On-Chip Parallelism Presented By: Daron Shrode Shey Liggett.
Basics and Architectures
Audio Compression Usha Sree CMSC 691M 10/12/04. Motivation Efficient Storage Streaming Interactive Multimedia Applications.
1 A 252Kgates/4.9Kbytes SRAM/71mW Multi-Standard Video Decoder for High Definition Video Applications Motivation A variety of video coding standards Increasing.
Department of Computer Systems Engineering, N-W.F.P. University of Engineering & Technology. DSP Presentation Computing Multiplication & division using.
Advanced Computer Architecture, CSE 520 Generating FPGA-Accelerated DFT Libraries Chi-Li Yu Nov. 13, 2007.
200/MAPLD 2004 Craven1 Super-Sized Multiplies: How Do FPGAs Fare in Extended Digit Multipliers? Stephen Craven Cameron Patterson Peter Athanas Configurable.
Radix-2 2 Based Low Power Reconfigurable FFT Processor Presented by Cheng-Chien Wu, Master Student of CSIE,CCU 1 Author: Gin-Der Wu and Yi-Ming Liu Department.
RICE UNIVERSITY “Joint” architecture & algorithm designs for baseband signal processing Sridhar Rajagopal and Joseph R. Cavallaro Rice Center for Multimedia.
Design of a High-Throughput Low-Power IS95 Viterbi Decoder Xun Liu Marios C. Papaefthymiou Advanced Computer Architecture Laboratory Electrical Engineering.
Paper Reading - A New Approach to Pipeline FFT Processor Presenter:Chia-Hsin Chen, Yen-Chi Lee Mentor:Chenjo Instructor:Andy Wu.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Under-Graduate Project Case Study: Single-path Delay Feedback FFT Speaker: Yu-Min.
2005/12/021 Fast Image Retrieval Using Low Frequency DCT Coefficients Dept. of Computer Engineering Tatung University Presenter: Yo-Ping Huang ( 黃有評 )
Speaker: Darcy Tsai Advisor: Prof. An-Yeu Wu Date: 2013/10/31
Project Proposal Audio Compression Variants
Mapping of Regular Nested Loop Programs to Coarse-grained Reconfigurable Arrays – Constraints and Methodology Presented by: Luis Ortiz Department of Computer.
Recursive Architectures for 2DLNS Multiplication RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS - UNIVERSITY OF WINDSOR 11 Recursive Architectures for 2DLNS.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Multirate Processing of Digital Signals (II): Short-Length FIR Filter VLSI Signal Processing.
Hierarchical Systolic Array Design for Full-Search Block Matching Motion Estimation Noam Gur Arie,August 2005.
VLSI SP Course 2001 台大電機吳安宇 1 Why Systolic Architecture ? H. T. Kung Carnegie-Mellon University.
 presented by- ARPIT GARG ISHU MISHRA KAJAL SINGHAL B.TECH(ECE) 3RD YEAR.
Low Power, High-Throughput AD Converters
Optimizing Interconnection Complexity for Realizing Fixed Permutation in Data and Signal Processing Algorithms Ren Chen, Viktor K. Prasanna Ming Hsieh.
The content of lecture This lecture will cover: Fourier Transform
III Digital Audio III.6 (Fr Oct 20) The MP3 algorithm with PAC.
Embedded Systems Design
Fast Fourier Transforms Dr. Vinu Thomas
Digital Signal Processors
A New Approach to Pipeline FFT Processor
Discrete Cosine Transform (DCT)
Lecture #17 INTRODUCTION TO THE FAST FOURIER TRANSFORM ALGORITHM
High Throughput LDPC Decoders Using a Multiple Split-Row Method
MPEG-1 Overview of MPEG-1 Standard
III Digital Audio III.6 (Mo Oct 22) The MP3 algorithm with PAC.
1-D DISCRETE COSINE TRANSFORM DCT
Image Coding and Compression
Channelization Techniques for Software Defined Radio
Govt. Polytechnic Dhangar(Fatehabad)
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Speaker: Chris Chen Advisor: Prof. An-Yeu Wu Date: 2014/10/28
Lecture #17 INTRODUCTION TO THE FAST FOURIER TRANSFORM ALGORITHM
Presentation transcript:

Low power and cost effective VLSI design for an MP3 audio decoder using an optimized synthesis- subband approach T.-H. Tsai and Y.-C. Yang Department of Electrical Engineering and National Central University, Taiwan ROC IEE Proceedings on Computers and Digital Techniques

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Abstract An optimized approach to MPEG layer-3(MP3) audio decoding is presented, with the main theme focused on the synthesis subband. Since the synthesis subband is the most power-consuming component in decoding, a cost-effective architecture is proposed based on a system-design consideration. By means of an algorithm and architecture, the synthesis subband archives a high throughput with reduced memory requirements and hardware complexity. With a two-stage pipeline architecture, it allows 100% hardware utilization and is suitable for low-power implementation. In addition, the chip design in a 0.35um process is also accomplished. It occupies a die area of about 2.7 × 3.2 mm 2 with a transistor count of 157,469 and a low-power dissipation of only 2.92mW

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY What’s the problem MPEG layer-3(MP3) coding has been widely applied to current digital audio broadcasting and multimedia application  A cost-effective and low-power implementation will largely reduce the hardware and computation complexity From the MP3 decoder point of view, the computational load depends on the realization of a synthesis subband

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Outline Introduction of synthesis subband Implementation considerations and analysis Proposed method and architecture Results and comparison Conclusion

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Introduction(1) Elementary concept of MP3  Multirate subband-based coding techniques  In the encoder, it performs analysis subband filtering with 32 equally spaced filterbanks based on a psychoacoustical model  In the decoder, it performs synthesis subband filtering Most fast algorithms’ techniques interpret synthesis subband filtering as a modified discrete cosine transform (MDCT) with some additional windowing operations

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Introduction(2) One of the popular method  Translate DCT into a FFT kernel  Advantage : Because of FFT equations’ specific symmetric and recursive property, we can reduce the number of multiplications and additions  Disadvantage : these methods have complex control and irregular data flow which will introduce a high hardware cost The proposed design  reduced memory requirements and hardware complexity  High efficiency with 100% hardware utilization using a two-stage pipeline architecture

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Introduction(3) MP3 decoding flow  Hybrid filter bank divided into inverse modified discrete cosine transfer with dynamic windowing and overlap (DWIMDCT), and the synthesis subband filterbank

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Introduction(4) Synthesis-subband decoding flow

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Implementation analysis Design target  Delivering the required high performance at the minimum cost and the smallest silicon area  The performance is determined by real-time constraints

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Implementation analysis (cont.) MOPS = F s × ΣC × N  F s : Sample frequency  ΣC : Total number of numerical calculations per sample  N : number of audio channel

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Implementation consideration In synthesis subband, IMDCT can be broken into an FFT, a data shift, preprocessing and post- processing Three considerations  The initial transformer, the real-number computation is also translated into the complex number computation  Data shift, preprocessing and post-processing still contain complex multiplications  FFT algorithms always need many multipliers, and the butterfly recursive process leads to some complex interconnection and routing

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Proposed method Normal IMDCT : Proposed IMDCT : Require about ¼ amount of multiplier-accumulate computations Required size for the ram buffer can be reduced to only 512 words per channel(½ amount of original)

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Architecture IMDCT IPQMF

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Architecture (cont.) Pipeline architecture

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Memory configuration (1)

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Memory configuration (2) Data conflicts in IMDCT and IPQMF

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Memory configuration (3) Memory data access with pipeline operation

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Results and comparison (1)

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Results and comparison (2)

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Results and comparison (3)

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY Conclusion By means of novel algorithm and architecture, the synthesis subband has a better performance It also archives a high throughput, with a low- cost memory requirement and hardware complexity

2015/7/16 A FIXED-POINT MPEG AUDIO PROCESSOR OPERATING AT LOW FREQUENCY