Phase Locked Loop Design Matt Knoll Engineering 315.

Slides:



Advertisements
Similar presentations
Charge Pump PLL.
Advertisements

Chapter Six: Receivers
Analog and RF Circuit Testing
COMMUNICATION SYSTEM EEEB453 Chapter 3 (III) ANGLE MODULATION
1 Helsinki University of Technology,Communications Laboratory, Timo O. Korhonen Data Communication, Lecture5 Some Analog Systems.
Quiz: Lead/Lag Network Determine the transfer function V O (s)/V D (s) for the lead-lag network shown: VDVD VOVO 200  5000  2000  100 .01 uf VCO PD.
Lecture 8: Clock Distribution, PLL & DLL
Lecture 7 AM and FM Signal Demodulation
S. Mandayam/ ECOMMS/ECE Dept./Rowan University Electrical Communications Systems Spring 2005 Shreekanth Mandayam ECE Department Rowan University.
 Phase detector:  Loop filter:  VCO: Phase Locked Loop (PLL) Design by Akin Akturk and Zeynep Dilli Figure 1: Basic PLL building blocks.
Oct 11, 2005CS477: Analog and Digital Communications1 FM Generation and Detection Analog and Digital Communications Autumn
EE311: Junior EE Lab Phase Locked Loop J. Carroll 9/3/02.
Phase Lock Loop EE174 – SJSU Tan Nguyen.
Chapter 3 – Angle Modulation
ECE 4371, Fall, 2014 Introduction to Telecommunication Engineering/Telecommunication Laboratory Zhu Han Department of Electrical and Computer Engineering.
6 Receivers.
FM MODULATION AND DEMODULATION. A NGLE M ODULATION To generate angle modulation, the amplitude of the modulated carrier is held constant and either the.
Phase Locked Loops Continued
Ayman Khattab Mohamed Saleh Mostafa El-Khouly Tarek El-Rifai
FM Demodulation Dr. Ali Muqaibel.
Chapter Two: Radio-Frequency Circuits. Introduction There is a need to modulate a signal using an information signal This signal is referred to as a baseband.
GUIDED BY: Prof. DEBASIS BEHERA
Lecture 22: PLLs and DLLs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 22: PLLs and DLLs2 Outline  Clock System Architecture  Phase-Locked Loops  Delay-Locked.
Frequency Stability  f 0 /f 0 Usually Specified in ppm over a given environmental range. Temperature Altitude (pressure) Age Broadcast FM requires +/-20.
1 Phase-Locked Loop. 2 Phase-Locked Loop in RF Receiver BPF1BPF2LNA LO MixerBPF3IF Amp Demodulator Antenna RF front end PD Loop Filter 1/N Ref. VCO Phase-
Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.
Special Topic-I PLL Basics and Design By, Anil Kumar Ram Rakhyani (akram)
1. 2 LOOP DYNAMICS To keep track of deviations from the free-running frequency,
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
Generation of FM Two methods of FM generation: A. Direct method:
Modulasi Sudut (2) Levy Olivia MT.
CHAPTER 15 Special ICs. Objectives Describe and Analyze: Common Mode vs. Differential Instrumentation Amps Optoisolators VCOs & PLLs Other Special ICs.
Design of Front-End Low-Noise and Radiation Tolerant Readout Systems José Pedro Cardoso.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Solid State Microwave Oscillators Convert dc energy to microwave signals Can be used as generators in all communication systems, radars, electronic counter.
Phase-Noise EQ / Per Zetterberg. I&Q Modulator x x +
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
ELECTRONIC COMMUNICATIONS A SYSTEMS APPROACH CHAPTER Copyright © 2014 by Pearson Education, Inc. All Rights Reserved Electronic Communications: A Systems.
TDTL Architecture with Fast Error Correction Technique
By Sewvanda Hewa Thumbellage Don, Meshegna Shumye, Owen Paxton, Mackenzie Cook, Jonathon Lee, Mohamed Khelifi, Rami Albustami, Samantha Trifoli 1.
CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering A CMOS Phase Locked Loop Authors: Dan Booth Jared Hay Pat Keller.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Oct 13, 2005CS477: Analog and Digital Communications1 PLL and Noise in Analog Systems Analog and Digital Communications Autumn
111 Communications Fall 2008 NCTU EE Tzu-Hsien Sang.
AM RECEPTION Introduction
CommunicationElectronics Principles & Applications Chapter 5 Frequency Modulation Circuits.
EE 597G/CSE 578A Project Proposal Presentation Phase-Locked Loop Han-Wei Chen & Ming-Wei Liu The Pennsylvania State University.
Mackenzie Cook Mohamed Khelifi Jonathon Lee Meshegna Shumye Supervisors: John W.M. Rogers, Calvin Plett 1.
RF Systems Phase Detector Filter Voltage Controlled Oscillator for PLL
Crystal Oscillator Circuit and Its Working
April 12 | Comparison of Sophisticated Synthesizer Concepts and Modern Step Attenuator Implementations | 2 Comparison of Sophisticated Synthesizer Concepts.
S Transmission Methods in Telecommunication Systems (4 cr) Carrier Wave Modulation Systems.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
PLL Sub System4 PLL Loop Filter parameters: Loop Type and Order
Demodulation/ Detection Chapter 4
Feedback No feedback : Open loop (used in comparators)
Chapter 13 Linear-Digital ICs
EE 597G/CSE 578A Final Project
Low Jitter PLL clock frequency multiplier
Generation & Detection of FM Application of FM
DESIGN AND SIMULATION OF A PHASE LOCKED LOOP FOR HIGH SPEED SERDES
Figure 4–1 Communication system.
PART 3:GENERATION AND DETECTION OF ANGLE MODULATION
Chapter 4 Bandpass Circuits Limiters
Decision-directed Joint Tracking Loop for Carrier Phase and Symbol Timing in QAM Project 2 ECE283 Fall 2004.
Phase-Locked Loop Design
SNS COLLEGE OF TECHNOLOGY
Electrical Communications Systems ECE Spring 2019
Lecture 22: PLLs and DLLs.
ECE 4371, Fall, 2017 Introduction to Telecommunication Engineering/Telecommunication Laboratory Zhu Han Department of Electrical and Computer Engineering.
Presentation transcript:

Phase Locked Loop Design Matt Knoll Engineering 315

Introduction  What is a PLL?  Control System Representation  Parts of a PLL  PLL in Simulink

What is a PLL?  Digital frequency control system  Generate high speed oscillations  Acquire and track signals Radio Frequency DemodulationRadio Frequency Demodulation DX-ingDX-ing RF communicationsRF communications

Control system representation

Modeling a PLL

PLL Control System

Parts of a PLL  Phase Detector  Filter  Voltage Controlled Oscillator  Programmable Counter

Parts of a PLL  Phase Detector  Acts as comparitor  Produces a voltage proportional to the phase difference between input and output signal  Voltage becomes a control signal

Parts of a PLL  Filter  Determines dynamic characteristics of PLL  Specify Capture Range (bandwidth)  Specify Tracking Range  Receives signal from Phase Detector and filters accordingly

Parts of a PLL  Voltage Controlled Oscillator  Set tuning range  Set noise margin  Creates low noise clock oscillation

Parts of a PLL  Divider  Divides the VCO output by the degree of the open loop gain  Feedback loop allows phase comparison

PLL in Simulink

Questions?