Power-aware Computing n Dramatic increases in computer power consumption: » Some processors now draw more than 100 watts » Memory power consumption is.

Slides:

Advertisements

Similar presentations

Feedback EDF Scheduling Exploiting Dynamic Voltage Scaling Yifan Zhu and Frank Mueller Department of Computer Science Center for Embedded Systems Research.

Advertisements

Power Aware Scheduling for AND/OR Graphs in Multi-Processor Real-Time Systems Dakai Zhu, Nevine AbouGhazaleh, Daniel Mossé and Rami Melhem PARTS Group.

Topics Electrical properties of static combinational gates:

Zhou Peng, Zuo Decheng, Zhou Haiying Harbin Institute of Technology 1.

1 EE5900 Advanced Embedded System For Smart Infrastructure Energy Efficient Scheduling.

1 “Scheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation In Multi-processor Real-Time Systems” Dakai Zhu, Rami Melhem, and Bruce Childers.

VADA Lab.SungKyunKwan Univ. 1 L3: Lower Power Design Overview (2) 성균관대학교 조 준 동 교수

Real- time Dynamic Voltage Scaling for Low- Power Embedded Operating Systems Written by P. Pillai and K.G. Shin Presented by Gaurav Saxena CSE 666 – Real.

Power Reduction Techniques For Microprocessor Systems

Introduction and Background  Power: A Critical Dimension for Embedded Systems  Dynamic power dominates; static /leakage power increases faster  Common.

1 Introduction Background: CS 3810 or equivalent, based on Hennessy and Patterson’s Computer Organization and Design Text for CS/EE 6810: Hennessy and.

Energy in sensor nets. Where does the power go Components: –Battery -> DC-DC converter –CPU + Memory + Flash –Sensors + ADC –DAC + Audio speakers –Display.

Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.

Keeping Hot Chips Cool Thermal Management for Green Computing Yang Ge Professor Qinru Qiu.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

CS 7810 Lecture 12 Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors D. Brooks et al. IEEE Micro, Nov/Dec.

Chia-Yen Hsieh Laboratory for Reliable Computing Microarchitecture-Level Power Management Iyer, A. Marculescu, D., Member, IEEE IEEE Transaction on VLSI.

Low-power computer architecture

CSE477 L26 System Power.1Irwin&Vijay, PSU, 2002 Low Power Design in Microarchitectures and Memories [Adapted from Mary Jane Irwin (

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

Lecture 5 – Power Prof. Luke Theogarajan

Lecture 7: Power.

Power-Aware Computing 101 CS 771 – Optimizing Compilers Fall 2005 – Lecture 22.

ECE 510 Brendan Crowley Paper Review October 31, 2006.

Circuit-Level Timing Speculation: The Razor Latch Developed by Trevor Mudge’s group at the University of Michigan, 2003.

Low Power Design of Integrated Systems Assoc. Prof. Dimitrios Soudris

CS 423 – Operating Systems Design Lecture 22 – Power Management Klara Nahrstedt and Raoul Rivas Spring 2013 CS Spring 2013.

6.893: Advanced VLSI Computer Architecture, September 28, 2000, Lecture 4, Slide 1. © Krste Asanovic Krste Asanovic

EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.

1 VLSI and Computer Architecture Trends ECE 25 Fall 2012.

Computing Hardware Starter.

VOLTAGE SCHEDULING HEURISTIC for REAL-TIME TASK GRAPHS D. Roychowdhury, I. Koren, C. M. Krishna University of Massachusetts, Amherst Y.-H. Lee Arizona.

17 Sep 2002Embedded Seminar2 Outline The Big Picture Who’s got the Power? What’s in the bag of tricks?

Low Power Techniques in Processor Design

Power Saving at Architectural Level Xiao Xing March 7, 2005.

Lecture 03: Fundamentals of Computer Design - Trends and Performance Kai Bu

Low-Power Wireless Sensor Networks

Logic Synthesis for Low Power(CHAPTER 6) 6.1 Introduction 6.2 Power Estimation Techniques 6.3 Power Minimization Techniques 6.4 Summary.

Drowsy Caches: Simple Techniques for Reducing Leakage Power Authors: ARM Ltd Krisztián Flautner, Advanced Computer Architecture Lab, The University of.

1 EE5900 Advanced Embedded System For Smart Infrastructure Energy Efficient Scheduling.

Dynamic Slack Reclamation with Procrastination Scheduling in Real- Time Embedded Systems Paper by Ravindra R. Jejurikar and Rajesh Gupta Presentation by.

Basics of Energy & Power Dissipation Lecture notes S. Yalamanchili, S. Mukhopadhyay. A. Chowdhary.

Critical Power Slope Understanding the Runtime Effects of Frequency Scaling Akihiko Miyoshi, Charles Lefurgy, Eric Van Hensbergen Ram Rajamony Raj Rajkumar.

1 CS/EE 6810: Computer Architecture Class format:  Most lectures on YouTube *BEFORE* class  Use class time for discussions, clarifications, problem-solving,

MS108 Computer System I Lecture 2 Metrics Prof. Xiaoyao Liang 2014/2/28 1.

1 Distributed Energy-Efficient Scheduling for Data-Intensive Applications with Deadline Constraints on Data Grids Cong Liu and Xiao Qin Auburn University.

COMP25212: System Architecture Lecturers Alasdair Rawsthorne Daniel Goodman

Thermal-aware Issues in Computers IMPACT Lab. Part A Overview of Thermal-related Technologies.

Hard Real-Time Scheduling for Low- Energy Using Stochastic Data and DVS Processors Flavius Gruian Department of Computer Science, Lund University Box 118.

Dynamic Voltage Frequency Scaling for Multi-tasking Systems Using Online Learning Gaurav DhimanTajana Simunic Rosing Department of Computer Science and.

Basics of Energy & Power Dissipation

© GCSE Computing Computing Hardware Starter. Creating a spreadsheet to demonstrate the size of memory. 1 byte = 1 character or about 1 pixel of information.

© Digital Integrated Circuits 2nd Inverter Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

CprE 458/558: Real-Time Systems (G. Manimaran)1 Energy Aware Real Time Systems - Scheduling algorithms Acknowledgement: G. Sudha Anil Kumar Real Time Computing.

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.

1 Lecture 2: Metrics to Evaluate Systems Topics: Metrics: power, reliability, cost, benchmark suites, performance equation, summarizing performance with.

Determining Optimal Processor Speeds for Periodic Real-Time Tasks with Different Power Characteristics H. Aydın, R. Melhem, D. Mossé, P.M. Alvarez University.

CS203 – Advanced Computer Architecture

Presented by Rania Kilany.  Energy consumption  Energy consumption is a major concern in many embedded computing systems.  Cache Memories 50%  Cache.

LOW POWER DESIGN METHODS

Power Management. Outline Why manage power? Power management in CPU cores Power management system wide Ways for embedded programmers to be power conscious.

CS203 – Advanced Computer Architecture

Green cloud computing 2 Cs 595 Lecture 15.

LOW POWER DESIGN METHODS V.ANANDI ASST.PROF,E&C MSRIT,BANGALORE.

Hot Chips, Slow Wires, Leaky Transistors

Basics of Energy & Power Dissipation

Hui Chen, Shinan Wang and Weisong Shi Wayne State University

2.C Memory GCSE Computing Langley Park School for Boys.

Outline - Energy Management

Presentation transcript:

Power-aware Computing n Dramatic increases in computer power consumption: » Some processors now draw more than 100 watts » Memory power consumption is proportional to memory size » Disks and displays also consume large quantities of power

Case Study: Alpha Generations 1.2NA< > V dd Die Size (mm 2 ) Freq. (Mhz) Power (Watts) Source Wilcox&Manne, Compaq

Power Density Source: Fred Pollack, Intel, Micro32

Fried Egg a la Athlon XP1500+ Source: The New York Times, 25 June 2002

Motivation n Battery-powered applications: » Lifetime between charges is linked to how much energy is available from the battery » Battery technology has not advanced as rapidly as computer energy consumption n Power dissipation is difficult » Energy density of modern processors > energy density of a hotplate » High temperatures accelerate failure rates

Types of Power Consumption n Static Power » Caused by leakage » Is a steady background consumption whenever the device is on » Increases rapidly with device temperature » Currently a small fraction of the power consumed; will become increasingly dominant as devices get smaller.

n Dynamic Power » Is spent when devices switch state » Proportional to: n Switching rate n Square of the supply voltage n Load capacitance

Ways to Save Energy n Switch off subunits when they are not needed » Spin down disks » Turn off displays » Throttle back on fetching when the fetch is far ahead of the rest of the pipeline » Put unused functional units to sleep » Turn off cache ways

Voltage Scaling n As the supply voltage drops, » Power consumption drops rapidly » Circuit delays increase n The energy to execute a given workload decreases as the square of the supply voltage n Voltage Scaling Algorithms » Slow down the execution to reduce energy consumption, while managing to meet all deadlines

Voltage Scaling (contd.) n Static Voltage Scaling » Based on the WCET of the various tasks, find a suitable voltage schedule n Dynamic Voltage Scaling » If a task finishes before its WCET, reclaim the released resources to run the system at a slower speed