1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.

Slides:



Advertisements
Similar presentations
COE 202: Digital Logic Design Sequential Circuits Part 2
Advertisements

State-machine structure (Mealy)
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
Computer Architecture CS 215
Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.
Synchronous Sequential Logic
Digital Electronics Chapter 5 Synchronous Sequential Logic.
October 16, 2002Flip-flops1 Summary : Latches A sequential circuit has memory. It may respond differently to the same inputs, depending on its current.
Computing Machinery Chapter 5: Sequential Circuits.
Circuits require memory to store intermediate data
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 1 – Storage.
1 EE365 Sequential-circuit analysis. 2 Clocked synchronous seq. circuits A.k.a. “state machines” Use edge-triggered flip-flops All flip-flops are triggered.
1 EE121 John Wakerly Lecture #10 Some shift-register stuff Sequential-circuit analysis.
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
1 Sequential logic networks I. Motivation & Examples  Output depends on current input and past history of inputs.  “State” embodies all the information.
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
Chp 6: Synchronous sequential logic 1 Synchronous Sequential Logic Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at.
Overview Sequential Circuit Design Specification Formulation
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
Sequential Circuits Problems(I) Prof. Sin-Min Lee Department of Mathematics and Computer Science Algorithm = Logic + Control.
Digital Logic Design Lecture 26. Announcements Exams will be returned on Thursday Final small quiz on Monday, 12/8. Final homework will be assigned Thursday,
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
7.4 Clocked Synchronous State-Machine Analysis
Lecture 10 Topics: Sequential circuits Basic concepts Clocks
Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.
Analyzing our example circuit
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =
Synchronous Sequential Logic Part I
Circuit, State Diagram, State Table
State Machines.
Sequential Logic Materials taken from: Digital Design and Computer Architecture by David and Sarah Harris & The Essentials of Computer Organization and.
Synchronous Sequential Logic Chapter 5. Digital Circuits Sequential Circuits Combinational circuits contains no memory elements the outputs depends.
Lecture 4 – State Machine Design 9/26/20081ECE Lecture 4.
Introduction to Sequential Logic Design Flip-flops FSM Analysis.
Introduction to Sequential Logic Design Finite State-Machine Design.
1 Lecture #12 EGR 277 – Digital Logic Synchronous Logic Circuits versus Combinational Logic Circuits A) Combinational Logic Circuits Recall that there.
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
Fall 2004EE 3563 Digital Systems Design EE3563 Chapter 7, 8, 10 Reading Assignments  7.1, 7.2, 7.3  8.1, ,   8.5.1, 8.5.2,
1 Finite State Machines (FSMs) Now that we understand sequential circuits, we can use them to build: Synchronous (Clocked) Finite State Machines Finite.
ANALYSIS OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
Registers; State Machines Analysis Section 7-1 Section 5-4.
1Sequential circuit design Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA by Erol Sahin and Ruken Cakici.
Synchronous Sequential Logic Part I
Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
Introduction to Sequential Logic Design Finite State-Machine Analysis.
IKI b-Analysis of Sequential Logic Bobby Nazief Semester-I The materials on these slides are adopted from: CS231’s Lecture Notes at.
Sequential circuit analysis1 Sequential Circuit Analysis Last time we started talking about latches and flip-flops, which are basic one-bit memory units.
5 - 1 Chapter 6 Analysis of Sequential Systems Chapter 6 Analysis of Sequential Systems 6.0 Introduction  Clocked System Clock A signal that alternates.
Sequential Circuit Design 05 Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA.
State Machine Design Shiva choudhary En No.: Electronics and comm. Dept K.I.T.,Jamnagar 1.
Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.
1 Clocked synchronous seq. circuits A.k.a. “state machines” Use edge-triggered flip-flops All flip-flops are triggered from the same master clock signal,
1 Lecture #15 EGR 277 – Digital Logic Reading Assignment: Chapter 5 in Digital Design, 3 rd Edition by Mano Example: (Problem 5-17 from Digital Design,
Lecture #17: Clocked Synchronous State-Machine Analysis
Introduction to Sequential Logic Design
ANALYSIS OF SEQUENTIAL CIRCUITS
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and so on require.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
Sequential logic circuits
Sequential circuit analysis: kale
Sequential circuit analysis
FINITE STATE MACHINES.
Sequential Circuit Analysis
Presentation transcript:

1 Synchronous Sequential Circuit Analysis

2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current state of the machine – All flip-flops are triggered from the same master clock signal – All change state together Combinational circuit – Next state logic – Output logic – Mealy and Moore Combinational circuit Inputs State Memory Outputs Clock Current State Next State

3 Mealy Model next state = F ( current state, inputs ) outputs = G (current state, inputs)

4 Moore Model next state = F ( current state, inputs ) outputs = G (current state)

5 Analysis - Goals Characterize as Mealy or Moore machine Determine next state equations, i.e., find the function F – next state = F (current state, inputs) Determine output equations – Meally: outputs = F (current state, inputs), or – Moore: outputs = F (current state) Express as machine behavior – State table, or – State diagram Formulate English description of machine behavior

6 An example sequential circuit A sequential circuit with two JK flip-flops State or memory: Q1Q0 One input: X; One output: Z

7 State table of example circuit

8 Output Equations From the diagram, you can see that Z = Q 1 Q 0 X Mealy model circuit !!!

9 Next State Equations – Q(t+1) Find the flip-flop input equations/excitation equations Substitute excitation equations in the flip-flop’s characteristic equation J 1 = X’ Q 0 K 1 = X + Q 0 J 0 = X + Q 1 K 0 = X’

10 Next State Equations – Q(t+1) Next state equations: – Q 1 (t+1) = K 1 ’Q 1 (t) + J 1 Q 1 ’(t) = (X + Q 0 (t))’ Q 1 (t) + X’ Q 0 (t) Q 1 ’(t) = X’ (Q 0 (t)’ Q 1 (t) + Q 0 (t) Q 1 (t)’) = X’ (Q 0 (t)  Q 1 (t)) – Q 0 (t+1) = K 0 ’Q 0 (t) + J 0 Q 0 ’(t) = X Q 0 (t) + (X + Q 1 (t)) Q 0 ’(t) = X + Q 0 (t)’ Q 1 (t) Excitation equations: – J 1 = X’ Q 0 and K 1 = X + Q 0 – J 0 = X + Q 1 and K 0 = X’ Characteristic equation of the JK flip-flop: – Q(t+1) = K’Q(t) + JQ’(t)

11 State Table & Next State Equations Q 1 (t+1) = X’ (Q 0 (t)  Q 1 (t)) – Q 1 =0, Q 0 =0, X= 0 => Q 1 (t+1)= 0 Q 0 (t+1) = X + Q 0 (t)’ Q 1 (t) – Q 1 =0, Q 0 =0, X= 0 => Q 0 (t+1)= 0 0

12 State Table & Next State Equations Q 1 (t+1) = X’ (Q 0 (t)  Q 1 (t)) – Q 1 =0, Q 0 =1, X= 1 => Q 1 (t+1)= 0 Q 0 (t+1) = X + Q 0 (t)’ Q 1 (t) – Q 1 =0, Q 0 =1, X= 1 => Q 0 (t+1)=

13 State Table & Next State Equations Q 1 (t+1) = X’ (Q 0 (t)  Q 1 (t)) Q 0 (t+1) = X + Q 0 (t)’ Q 1 (t)

14 State Table & Characteristic Table The general JK flip-flop characteristic equation is: Q(t+1) = K’Q(t) + JQ’(t) We can also determine the next state for each input/current state combination directly from the characteristic table

15 State Table & Characteristic Table With these equations, we can make a table showing J 1, K 1, J 0 and K 0 for the different combinations of present state Q 1 Q 0 and input X J 1 = X’ Q 0 J 0 = X + Q 1 K 1 = X + Q 0 K 0 = X’

16 State Table & Characteristic Table

17 State Table & Characteristic Table 0

18 A different look Present State Q1 Q0 Next State Output Z Input X= 0 Input X= 1 X= 0X=

19 State diagrams (Mealy model) We can also represent the state table graphically with a state diagram A diagram corresponding to our example state table is shown below /0 0/0 1/0 1/1 inputoutput state

20 Sizes of state diagrams /0 0/0 1/0 1/1 Always check the size of your state diagrams – If there are n flip-flops, there should be 2 n nodes in the diagram – If there are m inputs, then each node will have 2 m outgoing arrows In our example, – We have two flip-flops, and thus four states or nodes. – There is one input, so each node has two outgoing arrows.

21 Another Mealy Circuit

22 Excitation Equations D 0 = EN’ Q 0 + EN Q 0 ’ D 0 = EN’ Q 0 + EN Q 0 ’ D 1 = EN’ Q 1 + EN Q 1 ’ Q 0 + EN Q 1 Q 0 ’ D 1 = EN’ Q 1 + EN Q 1 ’ Q 0 + EN Q 1 Q 0 ’

23 Next State/Output Equations Q 0 (t+1) = D 0 = EN’ Q 0 + EN Q 0 ’ Q 0 (t+1) = D 0 = EN’ Q 0 + EN Q 0 ’ Q 1 (t+1) = D 1 = EN’ Q 1 + EN Q 1 ’ Q 0 + EN Q 1 Q 0 ’ Q 1 (t+1) = D 1 = EN’ Q 1 + EN Q 1 ’ Q 0 + EN Q 1 Q 0 ’ MAX= EN Q 1 Q 0 MAX= EN Q 1 Q 0

24 Mealy State Table Present State Q1 Q0 Next State Output MAX Input EN= 0 Input EN= 1 X= 0X= Q 0 (t+1) = D 0 = EN’ Q 0 + EN Q 0 ’ Q 0 (t+1) = D 0 = EN’ Q 0 + EN Q 0 ’ Q 1 (t+1) = D 1 = EN’ Q 1 + EN Q 1 ’ Q 0 + EN Q 1 Q 0 ’ Q 1 (t+1) = D 1 = EN’ Q 1 + EN Q 1 ’ Q 0 + EN Q 1 Q 0 ’ MAX= EN Q 1 Q 0 MAX= EN Q 1 Q 0

25 Mealy State Diagram Present State Q1 Q0 Next State Output MAX Input EN= 0 Input EN= 1 X= 0X=

26 Moore Circuit X Remove input connection to output logic => Moore machine

27 Next State/Output Equations Q 0 (t+1) = D 0 = EN’ Q 0 + EN Q 0 ’ Q 0 (t+1) = D 0 = EN’ Q 0 + EN Q 0 ’ Q 1 (t+1) = D 1 = EN’ Q 1 + EN Q 1 ’ Q 0 + EN Q 1 Q 0 ’ Q 1 (t+1) = D 1 = EN’ Q 1 + EN Q 1 ’ Q 0 + EN Q 1 Q 0 ’ MAX= Q 1 Q 0 MAX= Q 1 Q 0 X

28 Moore State Table Present State Q1 Q0 Next State Output MAX Input EN= 0 Input EN= Q 0 (t+1) = D 0 = EN’ Q 0 + EN Q 0 ’ Q 0 (t+1) = D 0 = EN’ Q 0 + EN Q 0 ’ Q 1 (t+1) = D 1 = EN’ Q 1 + EN Q 1 ’ Q 0 + EN Q 1 Q 0 ’ Q 1 (t+1) = D 1 = EN’ Q 1 + EN Q 1 ’ Q 0 + EN Q 1 Q 0 ’ MAX= Q 1 Q 0 MAX= Q 1 Q 0

29 Moore State Diagram Present State Q1 Q0 Next State Output MAX Input EN= 0 Input EN= 1 X= 0X=

30 State Transitions MAX : Output of the Mealy circuit MAXS : Output of the Moore circuit

31 Sequential circuit analysis summary To analyze sequential circuits, you have to: – Find Boolean expressions for the outputs of the circuit and the flip-flop inputs – Use these expressions to fill in the output and flip-flop input columns in the state table – Finally, use the characteristic equation or characteristic table of the flip-flop to fill in the next state columns. The result of sequential circuit analysis is a state table or a state diagram describing the circuit