Statistical Approach to NoC Design Itamar Cohen, Ori Rottenstreich and Isaac Keslassy Technion (Israel)

Slides:



Advertisements
Similar presentations
Cross-layer Design in Wireless Mesh Networks Hu Wenjie Computer Network and Protocol Testing Laboratory, Dept. of Computer Science & Technology, Tsinghua.
Advertisements

Best of Both Worlds: A Bus-Enhanced Network on-Chip (BENoC) Ran Manevich, Isask har (Zigi) Walter, Israel Cidon, and Avinoam Kolodny Technion – Israel.
Compressing Forwarding Tables Ori Rottenstreich (Technion, Israel) Joint work with Marat Radan, Yuval Cassuto, Isaac Keslassy (Technion, Israel) Carmi.
© 2006 Cisco Systems, Inc. All rights reserved. MPLS v2.2—8-1 MPLS TE Overview Introducing the TE Concept.
Clean Slate Design for the Internet Designing a Predictable Backbone Network with Valiant Load Balancing NSF 100 x 100 Clean.
The 9th Israel Networking Day 2014 Scaling Multi-Core Network Processors Without the Reordering Bottleneck Alex Shpiner (Technion/Mellanox) Isaac Keslassy.
Weighted Random Oblivious Routing on Torus Networks Rohit Sunkam Ramanujam Bill Lin Electrical and Computer Engineering University of California, San Diego.
Handling Global Traffic in Future CMP NoCs Ran Manevich, Israel Cidon, and Avinoam Kolodny. Group Research QNoC Electrical Engineering Department Technion.
Technion – Israel Institute of Technology Qualcomm Corp. Research and Development, San Diego, California Leveraging Application-Level Requirements in the.
Module R R RRR R RRRRR RR R R R R Efficient Link Capacity and QoS Design for Wormhole Network-on-Chip Zvika Guz, Isask ’ har Walter, Evgeny Bolotin, Israel.
Seven Minute Madness: Special-Purpose Parallel Architectures Dr. Jason D. Bakos.
Valiant Load-Balancing in Backbone Networks Rui Zhang-Shen MS&E 319 — Feb 6, 2006.
Spring 2008 Network On Chip Platform Instructor: Yaniv Ben-Itzhak Students: Ofir Shimon Guy Assedou.
NoC for Cache Coherence NoC Seminar Technion Vainbaum Yuri Mentor I.Keidar.
1 Fast Sparse Matrix Multiplication Raphael Yuster Haifa University (Oranim) Uri Zwick Tel Aviv University ESA 2004.
Worst-Case TCAM Rule Expansion Ori Rottenstreich (Technion, Israel) Joint work with Isaac Keslassy (Technion, Israel)
1 Multi - Core fast Communication for SoPC Multi - Core fast Communication for SoPC Technion – Israel Institute of Technology Department of Electrical.
A Load-Balanced Switch with an Arbitrary Number of Linecards Isaac Keslassy, Shang-Tse (Da) Chuang, Nick McKeown Stanford University.
1 Link Division Multiplexing (LDM) for NoC Links IEEE 2006 LDM Link Division Multiplexing Arkadiy Morgenshtein, Avinoam Kolodny, Ran Ginosar Technion –
Adaptive Routing in (Q)NoC
Modeling TCP in Small-Buffer Networks
1 Evgeny Bolotin – ClubNet Nov 2003 Network on Chip (NoC) Evgeny Bolotin Supervisors: Israel Cidon, Ran Ginosar and Avinoam Kolodny ClubNet - November.
1 E. Bolotin – The Power of Priority, NoCs 2007 The Power of Priority : NoC based Distributed Cache Coherency Evgeny Bolotin, Zvika Guz, Israel Cidon,
Power Aware Solutions for NoC Architecture Yaniv Ben-Itzhak Noc Seminar Winter 08.
1 Evgeny Bolotin – ICECS 2004 Automatic Hardware-Efficient SoC Integration by QoS Network on Chip Electrical Engineering Department, Technion, Haifa, Israel.
Architecture and Routing for NoC-based FPGA Israel Cidon* *joint work with Roman Gindin and Idit Keidar.
Statistical Approach to NoC Design Itamar Cohen, Ori Rottenstreich and Isaac Keslassy Technion (Israel)
SpaceWire Hot Modules Asaf Baron, Isask'har Walter, Israel Cidon, Ran Ginosar, Isaac Keslassy EE Department, Technion, Haifa, Israel Ofer Lapid Israel.
Optimal Load-Balancing Isaac Keslassy (Technion, Israel), Cheng-Shang Chang (National Tsing Hua University, Taiwan), Nick McKeown (Stanford University,
Worst-Case TCAM Rule Expansion Ori Rottenstreich (Technion, Israel) Joint work with Isaac Keslassy (Technion, Israel)
1. The fact that Political Science began as a separate department at Hebrew University in Jerusalem led to the lack of pluralism. 2. Adoption of the current.
Multicore In Real-Time Systems – Temporal Isolation Challenges Due To Shared Resources Ondřej Kotaba, Jan Nowotsch, Michael Paulitsch, Stefan.
A Lightweight Fault-Tolerant Mechanism for Network-on-Chip
Network-on-Chip Introduction Axel Jantsch / Ingo Sander
CS 8501 Networks-on-Chip (NoCs) Lukasz Szafaryn 15 FEB 10.
50 th Annual Allerton Conference, 2012 On the Capacity of Bufferless Networks-on-Chip Alex Shpiner, Erez Kantor, Pu Li, Israel Cidon and Isaac Keslassy.
Non-Minimal Routing Strategy for Application-Specific Networks-on-Chips Hiroki Matsutani Michihiro Koibuchi Yutaka Yamada Jouraku Akiya Hideharu Amano.
IEEE HPSR 2014 Scaling Multi-Core Network Processors Without the Reordering Bottleneck Alex Shpiner (Technion / Mellanox) Isaac Keslassy (Technion) Rami.
On Finding an Optimal TCAM Encoding Scheme for Packet Classification Ori Rottenstreich (Technion, Israel) Joint work with Isaac Keslassy (Technion, Israel)
Anshul Kumar, CSE IITD ECE729 : Advanced Computer Architecture Lecture 27, 28: Interconnection Mechanisms In Multiprocessors 29 th, 31 st March, 2010.
Doowon Lee, Ritesh Parikh and Valeria Bertacco University of Michigan
Topics Paths and Circuits (11.2) A B C D E F G.
The Bloom Paradox Ori Rottenstreich Joint work with Isaac Keslassy Technion, Israel.
1 Oblivious Routing Design for Mesh Networks to Achieve a New Worst-Case Throughput Bound Guang Sun 1,2, Chia-Wei Chang 1, Bill Lin 1, Lieguang Zeng 2,
A Heterogeneous Multiple Network-On-Chip Design: An Application-Aware Approach Asit K. MishraChita R. DasOnur Mutlu.
Dynamic Traffic Distribution among Hierarchy Levels in Hierarchical Networks-on-Chip Ran Manevich, Israel Cidon, and Avinoam Kolodny Group Research QNoC.
Minimizing Delay in Shared Pipelines Ori Rottenstreich (Technion, Israel) Joint work with Isaac Keslassy (Technion, Israel) Yoram Revah, Aviran Kadosh.
Multi-objective Topology Synthesis and FPGA Prototyping Framework of Application Specific Network-on-Chip m Akram Ben Ahmed Xinyu LI, Omar Hammami.
1 Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Instructor: Evgeny Fiksman Students: Meir.
Parallel Processing Presented by: Wanki Ho CS147, Section 1.
1 Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Instructor: Evgeny Fiksman Students: Meir.
Network On Chip Cache Coherency Final presentation – Part A Students: Zemer Tzach Kalifon Ethan Kalifon Ethan Instructor: Walter Isaschar Instructor: Walter.
A Low-Area Interconnect Architecture for Chip Multiprocessors Zhiyi Yu and Bevan Baas VLSI Computation Lab ECE Department, UC Davis.
A Strawman for Merging LHCOPN and LHCONE infrastructure LHCOPN + LHCONE Meeting Washington, DC, Jan. 31, 2013 W. E. Johnston and Chin Guok.
Avivim TA’s Mobility management system. Urban Mobility Management Concept Transportation objectives often conflict  Accessibility Vs. Mobility  Efficiency.
Network Topology Single-level Diversity Coding System (DCS) An information source is encoded by a number of encoders. There are a number of decoders, each.
Scaling Properties of the Internet Graph Aditya Akella With Shuchi Chawla, Arvind Kannan and Srinivasan Seshan PODC 2003.
NoCVision: A Network-on-Chip Dynamic Visualization Solution
M AESTRO : Orchestrating Predictive Resource Management in Future Multicore Systems Sangyeun Cho, Socrates Demetriades Computer Science Department University.
Network-on-Chip Paradigm Erman Doğan. OUTLINE SoC Communication Basics  Bus Architecture  Pros, Cons and Alternatives NoC  Why NoC?  Components 
Link-Level Internet Structures
Elad Peer - Short Introduction
Capacity Allocation Paradox Isaac Keslassy
SpaceWire Hot Modules International SpaceWire Conference 2007
Israel Cidon, Ran Ginosar and Avinoam Kolodny
Coded Caching in Information-Centric Networks
Fast Sparse Matrix Multiplication
Backbone Traffic Engineering
Capacity Allocation Paradox Isaac Keslassy
Fundamental Sampling Distributions and Data Descriptions
Presentation transcript:

Statistical Approach to NoC Design Itamar Cohen, Ori Rottenstreich and Isaac Keslassy Technion (Israel)

NoC  Network-on-Chip (NoC) architecture: replace bus-based spaghetti chips with router-based network Computing module Network router Network link Bus

Problem The traffic matrix in NoCs is often-changing and unpredictable  makes NoCs hard to design The traffic matrix in NoCs is often-changing and unpredictable  makes NoCs hard to design

Example: Road Capacities  We need to design link capacities for Israeli roads  Let’s model the traffic matrices… Haifa Tel Aviv Ashdod Jerusalem

Road Capacities  Morning peak: most traffic towards Tel Aviv Haifa Tel Aviv Ashdod Jerusalem

Road Capacities  Morning peak: most traffic towards Tel Aviv  Afternoon peak: most traffic leaving Tel Aviv Haifa Tel Aviv Ashdod Jerusalem Good luck after the seminar!

Road Capacities  Morning peak: most traffic towards Tel Aviv  Afternoon peak: most traffic leaving Tel Aviv  Night: no traffic Haifa Tel Aviv Ashdod Jerusalem

Solution (1): Average-Case  Solution (1): average-case approach  i.e. allocate capacity of ~5 for each link. λ < μλ < μ  Problem: traffic jam during many hours, every day  Traffic matrix keeps changing Haifa Tel Aviv Ashdod Jerusalem

Solution (2): Worst-Case  Solution (2): worst-case approach  i.e. allocate capacity of ~10 for each link Haifa Tel Aviv Ashdod Jerusalem 10

Problem: Sukkot…  Problem: traffic matrix in Sukkot as a rare event  Solution (3): statistical approach  Enough capacity for 99% of the time  Allow for occasional congestion Haifa Tel Aviv Ashdod Jerusalem 10 50

Back to the NoC world  Similar problems in NoC design process  City  Shared cache  Suburbs  Cores  Many possible traffic matrices: writing, reading, etc. Core Cache Core

Statistical Approach to NoC Design Given:  Set of traffic matrices  Topology  Routing  Link capacities Compute congestion guarantee  “99% of traffic matrices will receive enough capacity”

T-Plots in NoCs Traffic Matrix Set S l T  Given:  Link l in 3x4 mesh topology  Traffic matrix set S  XY routing  Find load distribution on l Link Load PDF Traffic-load distribution plot (T-plot)

14 T-Plot (closer view) Gaussian? Worst-case traffic load = % of traffic matrices bring load under % capacity gain Link Load PDF

Computing T-Plots  Theorem: for an arbitrary graph and routing, computing the T-Plot is #P-complete.  #P-complete problems are at least as hard as NP- complete problems.  NP: “Is there a solution?”  #P: “How many solutions?”

Example: NUCA network  NUCA (Non-Uniform Cache Architecture)  Sharing degree 4  Traffic model: each core (cache) may only send/receive traffic to/from caches (cores) in its sub-network. Processors Caches Processors

NUCA network – Total capacity  Total capacity required for various Capacity Allocation (CA) targets. Gain of statistical approach 48%

Summary  Statistical approach  Deals with several traffic matrices  Can apply to nearly any network  Networks-on-Chip are a new and exciting field  Multi-core chips (Intel, AMD)  Technion NoC research group:

Thank you.