Sequential Circuits Problems(I) Prof. Sin-Min Lee Department of Mathematics and Computer Science Algorithm = Logic + Control.

Slides:



Advertisements
Similar presentations
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Sequential Circuits.
Advertisements

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Multiplexors Sequential Circuits and Finite State Machines Prof. Sin-Min Lee Department of Computer Science.
Computing Machinery Chapter 5: Sequential Circuits.
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
Sequential Logic Design with Flip-flops
Revision Mid 2 Prof. Sin-Min Lee Department of Computer Science.
08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:
Sequential Circuits and Finite State Machines Prof. Sin-Min Lee
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
EE 4271 VLSI Design, Fall 2010 Sequential Circuits.
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
Revision Mid 2 Prof. Sin-Min Lee Department of Computer Science.
Digital Logic Design Lecture 26. Announcements Exams will be returned on Thursday Final small quiz on Monday, 12/8. Final homework will be assigned Thursday,
1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.
Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Sequential Circuit Design.
Sequential Circuit - Counter -
Mid3 Revision Prof. Sin-Min Lee. 2 Counters 3 Figure 9--1 A 2-bit asynchronous binary counter. Asynchronous Counter Operation.
Sequential Circuits Chapter 4 S. Dandamudi To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer,  S.
ECE 320 Homework #6 Derive the state table and state diagram of the sequential circuit of the Figure below. What is the function of the circuit? A’ A.
Digital Computer Design Fundamental
Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.
Analyzing our example circuit
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =
Circuit, State Diagram, State Table
Chap 4. Sequential Circuits
B-1 Appendix B - Reduction of Digital Logic Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring Principles.
1 Boolean Algebra & Logic Gates. 2 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple.
Chap 4. Sequential Circuits
1 Lecture #12 EGR 277 – Digital Logic Synchronous Logic Circuits versus Combinational Logic Circuits A) Combinational Logic Circuits Recall that there.
Counters Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The Islamic University.
2017/4/24 CHAPTER 6 Counters Chapter 5 (Sections )
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits Previously, we described the basic building blocks of sequential circuits,
Introduction to State Machine
Synchronous Counters Synchronous digital counters have a common clock which results in all the flip-flops being triggered simultaneously. Consequently,
2017/4/24 1.
Hamming Code,Decoders and D,T-flip flops Prof. Sin-Min Lee Department of Computer Science.
1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.
1Sequential circuit design Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA by Erol Sahin and Ruken Cakici.
Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
Revision Mid 1 Prof. Sin-Min Lee Department of Computer Science.
Synchronous Counter Design
IKI b-Analysis of Sequential Logic Bobby Nazief Semester-I The materials on these slides are adopted from: CS231’s Lecture Notes at.
Sequential circuit analysis1 Sequential Circuit Analysis Last time we started talking about latches and flip-flops, which are basic one-bit memory units.
Sequential Circuit Design 05 Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA.
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
1 Lecture #15 EGR 277 – Digital Logic Reading Assignment: Chapter 5 in Digital Design, 3 rd Edition by Mano Example: (Problem 5-17 from Digital Design,
Synchronous Sequential Logic
Prof. Sin-Min Lee Department of Computer Science
Week #7 Sequential Circuits (Part B)
ANALYSIS OF SEQUENTIAL CIRCUITS
FIGURE 5.1 Block diagram of sequential circuit
Asynchronous Inputs of a Flip-Flop
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
29-Nov-18 Counters Chapter 5 (Sections ).
Instructor: Alexander Stoytchev
DESIGN OF SEQUENTIAL CIRCUITS
Sequential circuit analysis: kale
Analysis with JK flip-flops
EGC 442 Introduction to Computer Architecture
Sequential circuit analysis
Ladder Diagram Design: Huffman Method
Sequential Circuit Analysis
EGR 2131 Unit 12 Synchronous Sequential Circuits
Chapter5: Synchronous Sequential Logic – Part 3
Digital Electronics and Logic Design
Presentation transcript:

Sequential Circuits Problems(I) Prof. Sin-Min Lee Department of Mathematics and Computer Science Algorithm = Logic + Control

We wish to design a synchronous sequential circuit whose state diagram is shown in Figure. The type of flip-flop to be use is J-K Two flip-flops are needed to represent the four states and are designated Q0Q1. The input variable is labelled x.

. Excitation table for JK flip-flop Excitation table of the circuit

The simplified Boolean functions for the combinational circuit can now be derived

How do we determine the combinatorial ciccuit? This circuit has three inputs, I, R, and the current A. It has one output, DA, which is the desired next A. So we draw a truth table, as before. For convenience I added the label Next A to the DA column But this table is simply the truth table for the combinatorial circuit.

A divide-by-three counter which outputs one 1 for every 3 1's seen as input (not necessarily in succession.) After outputting a 1, it starts counting all over again. 1. To build this, will need three states, corresponding to 0, 1, or 2 1's seen so far.

Designing with JK Flip-Flops The design of a sequential circuit with other than the D type is complicated by the fact that the flip- flop input equations for the circuit must be derived indirectly from the state table. When D-type flip- flops are employed, the input equations are obtained directly from the next state. This is not the case for JK and other types of flip-flops. In order to determine the input equations for these flip-flops, it is necessary to derive a functional relationship between the state table and the input equations.

Flip-Flop Excitation Tables A table that lists the required inputs for a given change of state is known as an excitation table. Example of an excitation table is shown below:

Flip-Flop Excitation Tables (cont) The excitation table show four different types of flip-flops. Each table has a column for the present state Q(t), a column for the next state Q(t + 1), and a column for each flip-flop input to show how the required transition is achieved. The symbol X in the table represents a don’t-care condition, which means that it does not matter whether the input is 0 or 1.

Flip-Flop Excitation Tables (cont) The excitation table for the D flip-flop shows that the next state is always equal to the D input and is independent of the present state. This can be represented algebraically: D = Q(t + 1)

Design Procedure The design procedure for sequential circuits with JK flip-flops is the same as that for sequential circuits with D flip-flops, except that the input equations must be evaluated from the present-state to next-state transition derived from the excitation table.

Design Procedure (cont) The advantage of using JK-type flip-flops when designing sequential circuits is that there are so many don’t-care entries indicates that the combinational circuit for the input equations is likely to be simpler, because don’t-care minterms usually help in obtaining simpler expressions.

Design Procedure (cont) In order to perform the simulation, a clock, as well as the input signals R and X, is required. In doing the simulation of any sequential circuit, sufficient time must be provided in the clock period for each of the following: 1. All flip-flops and inputs to change; 2. The effects of these changes to propagate through the combinational logic of the circuit to the flip-flop inputs; and 3. The setup of the flip-flops for the next clock edge to occur.