Multiple-valued Function A multiple-valued function n f : P => {0,1,2} where P = X p i i = 1 each p i is a set of integers {1,2,...,p i } that the ith.

Slides:



Advertisements
Similar presentations
Decoders. Usage of Decoders Channel Selection: Generates Mutually Exclusive Channel Enabling/Disabling Signals (e.g. Multiplexers) Device Selection: Generates.
Advertisements

Henry Hexmoor1 C hapter 4 Henry Hexmoor-- SIUC Rudimentary Logic functions: Value fixing Transferring Inverting.
ECE 331 – Digital System Design
Cpe 252: Computer Organization1 Lo’ai Tawalbeh Lecture #2 Standard combinational modules: decoders, encoders and Multiplexers 1/3/2005.
Multi-Valued Logic Network Optimizations EE219B Project Presentation Jason Shamberger May 16, 2000.
CK Cheng Tuesday 10/2/02 CS 140 Lecture 2. Part I. Combinational Logic I) Specification –a. Language –b. Truth Table –c. Boolean Algebra –d. Incompletely.
ECE 331 – Digital System Design Logic Circuit Design (Lecture #7)
Chapter 3 Combinational Logic Design
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Computer Organization and Assembly Language: Chapter 7 The Karnaugh Maps September 30, 2013 By Engineer. Bilal Ahmad.
Digital Logic and Design Vishal Jethva Lecture No. 10 svbitec.wordpress.com.
ITEC 352 Lecture 5 Low level components(3). Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map.
CS 151: Digital Design Chapter 3 3-8: Encoding. CS 151 Encoding Encoding - the opposite of decoding - the conversion of a maximum of 2 n input code to.
Transistors and Logic Circuits. Transistor control voltage in voltage out control high allows current to flow -- switch is closed (on) control low stops.
طراحی مدارهای منطقی نیمسال دوم دانشگاه آزاد اسلامی واحد پرند.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Chapter 10 (Part 2): Boolean Algebra  Logic Gates (10.3) (cont.)  Minimization of Circuits (10.4)
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Multi-Valued Logic.
ROM & PLA Digital Logic And Computer Design
Multiplexers and Demultiplexers, and Encoders and Decoders
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ECE2030 Introduction to Computer Engineering Lecture 8: Quine-McCluskey Method Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering.
1 ECE2030 Introduction to Computer Engineering Lecture 8: Quine-McCluskey Method Prof. Hsien-Hsin Sean Lee School of ECE Georgia Institute of Technology.
Computer Engineering (Logic Circuits) (Karnaugh Map)
CS151 Introduction to Digital Design
Lecture 11 Combinational Design Procedure
Karnaugh Mapping Digital Electronics. Karnaugh Mapping or K-Mapping This presentation will demonstrate how to Create and label two, three, & four variable.
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
Karnaugh Maps (K maps). What are Karnaugh 1 maps?  Karnaugh maps provide an alternative way of simplifying logic circuits.  Instead of using Boolean.
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 6: January 26, 2004 Sequential Optimization (FSM Encoding)
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
Module 11.  In Module 9, we have been introduced to the concept of combinational logic circuits through the examples of binary adders.  Meanwhile, in.
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
Digital System Design Multiplexers and Demultiplexers, and Encoders and Decoders.
ECE 301 – Digital Electronics Logic Circuit Design (Lecture #9)
Figure 5–5 Exclusive-OR logic diagram and symbols. Open file F05-05 to verify the operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
In some Boolean functions there are some input terms that will never occur, for example in BCD code there are sex invalid combinations 1010,1011,1100,
ECE DIGITAL LOGIC LECTURE 11: STANDARD CIRCUITS Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2015, 09/24/2015.
Decoders Zhijian John Wang. What are they? Overview of a decoder A device that reverses the process of an encoder Convert information from one format.
CEC 220 Digital Circuit Design Decoders, Encoders, & ROM Wed, February 19 CEC 220 Digital Circuit Design Slide 1 of 18.
©2010 Cengage Learning SLIDES FOR CHAPTER 4 APPLICATIONS OF BOOLEAN ALGEBRA MINTERM AND MAXTERM EXPANSIONS Click the mouse to move to the next page. Use.
UNIT 4 APPLICATIONS OF BOOLEAN ALGEBRA MINTERM AND MAXTERM EXPANSIONS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.
MSI Circuits.
Discrete Systems I Lecture 09 Minterms and Decoders Profs. Koike and Yukita.
CHAPTER 3 Principles of Combinational Logic (Sections )
Lecture 3: Incompletely Specified Functions and K Maps
Transistors and Logic Circuits
ECE 3110: Introduction to Digital Systems
ECE 331 – Digital System Design
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.
Digital Logic and Design
Dr. Clincy Professor of CS
Lecture 3: Incompletely Specified Functions and K Maps
CSE140 HW2 Preparation Xinyuan Wang 04/20/2018.
CSE 370 – Winter 2002 – Logic minimization - 1
CH7 Multilevel Gate Network
Lecture 6 Karnaugh maps (K-maps) K-maps with “don’t cares”
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Lecture 5 Binary Operation Boolean Logic. Binary Operations Addition Subtraction Multiplication Division.
Digital System Design Combinational Logic
Karnaugh Maps (K maps).
Karnaugh Map Method By: Asst Lec. Besma Nazar Nadhem
Lecture 3: Incompletely Specified Functions and K Maps
Presentation transcript:

Multiple-valued Function A multiple-valued function n f : P => {0,1,2} where P = X p i i = 1 each p i is a set of integers {1,2,...,p i } that the ith variable can assume. Ex : n = 3, (p 1 p 2 p 3 )= (3 5 2) V= (2 4 1) is a minterm V=(4 4 1) is illegal.

Multiple-valued Function To represent multiple valued variable using two-valued variables : one hot encoding For a variable which can take pi values, we associate pi Boolean variables. Ex: (p 1 p 2 p 3 ) = (3 5 2) ()()() Ex: n = 3 (p 1 p 2 p 3 ) = ( 3 5 2) V= ( ) will be represented (0 1 0)( )(1 0) This should be thought of as a “minterm”.

Product Term A general product term C = ( 1 1 0)( )(1 0) means (V 1 = 1 or 2)and (V 2 = 2, 3, or 5) and (V 3 =1) The problem of multi-valued logic minimization is to find an above form of minimized number of product term.

Multi-valued Logic Minimization Three questions to answer: 1. How to use a two-valued logic minimizer to minimize multiple valued logic. 2. When to use a multiple-valued logic? 3. How to realize a multiple-valued logic?

Multiple-valued Logic Minimization 3. How to realize a multiple-valued logic? –using decoder to generate multiple value logic Ex : using a two-bit decoder to generate 4-value logic two bit decoder AND x1x1 x2x2 x 1 ’x 2 ’ x 1 ’x 2 x1x2’x1x2’ x1x2x1x2 OR outputs

Multi-valued Logic Minimization x 0 x 1 f x 0 ’x 1 ’ m M 0 x 0 +x 1 x 0 ’x 1 m M 1 x 0 +x 1 ’ x 0 x 1 ’ m M 2 x 0 ’+x 1 x 0 x 1 m M 3 x 0 ’+x 1 ’ implement f use min-terms f = x 0 x 1 ’ = (m 2 ) use max-terms f’ = (x 0 ’x 1 ’)+(x 0 ’x 1 )+(x 0 x 1 ) f = (x 0 +x 1 ) (x 0 +x 1 ’) (x 0 ’+x 1 ’) = M 0 M 1 M 3 = (M 0, M 1, M 3 )

Example Ex : multiple output function f = (p 1 p 2 p 3 ) = (1110)(0011)(0111) p 1 p 2 p 3 {1,2,3,4} 2-bit decoder one product term AND plane OR plane 2-bit decoder 2-bit decoder

Example x1x1 x2x2 x3x3 x4x4 f0f1f2f0f1f2 PLA for ADR2(input variable assignment nonoptimized).

Multi-valued Logic Minimization 1. How to use a two-valued logic minimizer to minimize multiple valued logic? Ex: (1 0 0)( )(1 0) + (0 1 0)( )(1 0) => (1 1 0)( )(1 0) A product term involves both “AND” and “OR”. But in two-valued logic, a product term involves “AND” only.

Multi-valued Logic Minimization How to change “OR” relations to “AND” relations? solution => Don’t care Ex: Consider the second 4-valued variable V 2 = (1 0 10) means V 2 = 1 or V 2 = 3 use “AND” to represent the meaning “ V 2 not 2 and not 4” Two valued logic: ( ) don’t care ( ) ( ) ( ) don’t care => V 2 = ( )

Multi-valued Logic Minimization The Don’t care set? x 1 x 2 x 3 care set = don’t care: x 1 x 2 x No pair of two x i are both on and x i are never all off.

Multi-valued Logic Minimization Use two-valued logic minimizer to minimize a multi-valued logic: step (1) create Pi Boolean variables step (2) For each multi-valued variable, we associate the Don’t care set step(3) espresso step(4) convert the result back to multiple-valued function

Example | | | | | | | | | Multi-valued Input Version of PLA DK17(Don’t-cares not shown) 8-valued4-valued

Example | | | | | | | | Multi-valued Input Minimization of DK17

Example | | | | | | | | | | MINI Representation of Minimized DK17

Multi-valued Logic Minimization 2. When to use a multiple-valued logic ? –state assignment to find adjacency relations –allowing bit pairing to minimize logic

Example x 1 x 2 + x 3 x 4 f 0 f 1 f 2 Two-Bit ADDER(ADR2) x 1 x 2 x 3 x 4 f 0 f 1 f

Example x1x1 x2x2 x3x3 x4x4 f0f1f2f0f1f2

x 1 x 2 x 3 x 4 f 0 f 1 f TABLE IV Two-Bit ADDER(ADR2) pair X 1 =(x 1 x 2 ) X 2 =(x 3 x 4 )

Example(cont.) X 1 X 2 f 0 f 1 f

Example(cont.)