1 Spring 2007 CSCI 660 CSCI-660 Project Title Project team members’ names.

Slides:

Advertisements

Similar presentations

Project Analysis Course ( ) Final Project Report Overview.

Advertisements

Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.

WEBQUEST Let’s Begin TITLE AUTHOR:. Let’s continue Return Home Introduction Task Process Conclusion Evaluation Teacher Page Credits Introduction This.

ECE 272 Xilinx Tutorial. Workshop Goals Learn how to use Xilinx to: Draw a schematic Create a symbol Generate a testbench Simulate your circuit.

Kazi Spring 2008CSCI 6601 CSCI-660 Introduction to VLSI Design Khurram Kazi.

Noise Canceling in 1-D Data: Presentation #13 Seri Rahayu Abd Rauf Fatima Boujarwah Juan Chen Liyana Mohd Sharipp Arti Thumar M2 April 20 th, 2005 Short.

Team Name Final Presentation Team Members Date Fall 2010 Rev A

6/19/2015Sample Presentation1 CS Software Testing Fall 2009 Project Title Team Name List names of all members of your team.

Team Name Final Presentation Team Members Date Rev

1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.

Maisrul Drama Maisrul

Project Analysis Course ( ) Final Project Report Overview Prepared by: Sijali Petro Korojelo (Course Assistant)

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

ECE 545 Project 1 Part IV Key Scheduling Final Integration List of Deliverables.

Put the Lesson Title Here A webquest for xth grade Designed by Put your You may include graphics, a movie, or sound to any of the slides. Introduction.

HDL Bencher FPGA Design Workshop. For Academic Use Only Presentation Name 2 Objectives After completing this module, you will be able to:  Describe the.

VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.

1 Combinational Logic Design Digital Computer Logic Kashif Bashir

Language Concepts Ver 1.1, Copyright 1997 TS, Inc. VHDL L a n g u a g e C o n c e p t s Page 1.

Project Title By: Supervisor: Sponsor:. Problem Statement Explain in 3-5 lines project abstract.

FPGA-Based System Design Copyright  2004 Prentice Hall PTR Logic Design Process n Functional/ Non-functional requirements n Mapping into an FPGA n Hardware.

STATEFLOW AND SIMULINK TO VERILOG COSIMULATION OF SOME EXAMPLES

Mobile Application Development Spring 2014 Northeastern University1 Title of Paper or Topic you are Teaching Your name Your school/year Your (be.

Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.

POS406 Team Project Emilio Yanine. Team Assignment Your assignment is to analyze and understand the code of a sample program: 1. Be able to identify the.

Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics Modeling with hardware description languages (HDLs).

Modern VLSI Design 3e: Chapter 8 Copyright  1998, 2002 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).

Lecture 9 RTL Design Methodology. Structure of a Typical Digital System Datapath (Execution Unit) Controller (Control Unit) Data Inputs Data Outputs Control.

Personal Health Interface Design and Development Fall 2014 Northeastern University1 Title of Paper or Topic you are Teaching Your name Your school/year.

Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Slide 1 Digital Fundamentals.

RBSP Radiation Belt Storm Probes RBSP Radiation Belt Storm Probes 12/25/20151 Flight Software Template for Instrument Critical Design Review Gary M. Heiligman.

November 29, 2011 Final Presentation. Team Members Troy Huguet Computer Engineer Post-Route Testing Parker Jacobs Computer Engineer Post-Route Testing.

Lecture 5B Block Diagrams HASH Example.

Mobile Application Design and Development Insert Your App Name Here Northeastern University1 Name of App Tagline (80 chars max, including spaces) Put your.

FPGA-Based System Design Copyright  2004 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).

State the Medical Research Topic Give a short description of the purpose of the research topic and what the teaching materials will cover.

ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.

Midterm/Final Presentation Project Name Students: [Name1], [Name2] Supervisor: [SV Name] Context: Project [A/B/Special] Semester: Winter/Spring, Year Date:

EGR 2131 Unit 4 Combinational Circuits: Analysis & Design

Name of App Tagline (80 chars max, including spaces)

Topics Modeling with hardware description languages (HDLs).

Project Title Presented By Student1 name - Roll no

Name of App Tagline (80 chars max, including spaces)

Script Example for 1920’s Conversation

RTL Design Methodology

Topics The logic design process..

Topics Modeling with hardware description languages (HDLs).

Team members: Project Manager: Facilitator: Customer Liason:

denote Project Managers explicitly

Agenda item number 1 Agenda item number 2 Agenda item number 3 Agenda item number 4 Agenda item number 5.

Figure 5. 1 An example of AND-OR logic

RTL Design Methodology

Team Members: Member1, … Spring 2013

CS 197 Freshman Honors Seminar Spring 2002 Project Title

[insert Name of team here] [insert name of project here]

Project Title (Team Name) UTSA CS X Spring 2018 Leader Name

RTL Design Methodology

University Template Sample Slides June 2017.

THE ECE 554 XILINX DESIGN PROCESS

<Project Title>

RTL Design Methodology

RTL Design Methodology

Our ©TEAM Presentation

Title Slide: Provide a Title for your Presentation

RTL Design Methodology Transition from Pseudocode & Interface

Name of App Tagline (80 chars max, including spaces)

<Add authors and affiliation>

Main Title Here Topic 2 Topic 3 Topic 4 Topic 5

THE ECE 554 XILINX DESIGN PROCESS

Put the Lesson Title Here

Presentation transcript:

1 Spring 2007 CSCI 660 CSCI-660 Project Title Project team members’ names

2Spring 2007 CSCI 660 Agenda List all the major topics you will cover in your presentation and which team member (if 2 or 3 people working on the project) will be covering what part of the presentation

3Spring 2007 CSCI 660 Major Features List major features/Functions of your design

4Spring 2007 CSCI 660 Applications In the next few slides describe what are the applications of your design. Give one or two System Level Scenarios of your design, i.e. how will your design fit in a system. How does your chip interface with other hardware in the targeted system

5Spring 2007 CSCI 660 Top Level Block Diagram

6Spring 2007 CSCI 660 Pin Configuration (Input and Outputs of the Design)

7Spring 2007 CSCI 660 Design Overview of Blocks In the next few slides go over the description of your internal blocks of the design Each team member will be presenting their individual blocks’ designs You should show some sample VHDL or Verilog code of your design Go over some portion of the code that you found interesting (In short I am looking to see if you can explain your code)

8Spring 2007 CSCI 660 Design Overview of testbench In the next few slides go over the description of your testbench features and design What does your testbench generate and what does it analyze

9Spring 2007 CSCI 660 Simulation Results You can show some waveforms or your outputs (in text format or messages printed on the screen) in this section Go over some critical results shown by your waveforms

10Spring 2007 CSCI 660 Synthesis Results Summarize your synthesis results List number of gates each block utilized Summarize your timing results What was your design frequency Discuss if your timing constraints were met Go over the critical path

11Spring 2007 CSCI 660 Discussion/Conclusion Give you conclusions Lessons learnt How you might have done things differently

12Spring 2007 CSCI 660 Summary Summarize what you covered in the presentation in one slide or maximum of two slides

13Spring 2007 CSCI 660 References Summarize your references, List where did you seek help from If friends/outside people (other than the team members) list that information here Give credit where credit is due!!