Signal Quality Study with Triple Jumper Board and EC board to PP Cable December 2, 2004 Mitch Newcomer.

Slides:

Advertisements

Similar presentations

Breadboard Power bus + (red) and – (blue) on left and right of breadboard abcde (green) are all connected in a row fghij (yellow) are all connected in.

Advertisements

A Quick Look at a simple Shunt Cable Comp for the CMD OUT Line implemented on the (TRT) Barrel PP for the Final Input and Output Cables Mitch Newcomer.

THEVENIN’S THEOREM Thevenin’s theorem permits the reduction of a two-terminal dc network with any number of resistors and sources (Complex Circuit) to.

Potential Dividers You will be familiar with the use of a variable resistor to vary current.

AR3BL2 Measurements at Penn 3 rd Assembled board November 9 04 FMN.

1Daya Bay RPC HV FDR 6/17/2008 RPC HV cable pick-up noise issue C. Lu, Princeton University (6/17/2008)

AR1FS Debugging Guide Critical Components Mitch Newcomer August

Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting Oct, 3, 2007.

AR3BS1 #3 November 19, 2004 Mitch and Anton. Measurements DLL Lock works in all positions Timing scan shows expected ranges of BX and DX operation Voltage.

Nasty Realities EECS 150 – Lab6 Spring 2001 By Steve Fang.

EELE 461/561 – Digital System Design Module #6 Page 1 EELE 461/561 – Digital System Design Module #6 – Differential Signaling Topics 1.Differential and.

Kirk T McDonald, Princeton. M. Palm, CERN1 Hipot test of solenoid.

Active Roof Repair Aids1 AR1FS Debugging Guide Critical Components Mitch Newcomer Feb 2005 **Note that this is a work in progress and will be updated from.

Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.

AR2FL July 22, 2004 Anton, Campion, Mitch. Remaining Issues / Status One AR3FL board was stuffed in April by Godwin has been examined carefully. All locations.

Effects of Duty Cycle Variation of ‘BX’ at PP end of 100m cable March 1, 2005 Mitch Newcomer.

COST 286 – Joint technical action 1 (JTA1) Antenna/wire coupling in the near field simulation results Sinisa Antonijevic, Vesna Roje University of Split,

End Cap Board Testing Status at Penn July 14, 2004 Anton & Campion Mitch.

Mixed Analog and Digital Circuit Boards for the ATLAS TRT Nandor Dressnandt, Godwin Mayers, Toni Munar, Mitch Newcomer, Rick Van Berg, Brig Williams University.

ATLAS TRT R. Van Berg, Sept. 2, ASDBLR & DTMROC Testing Production Run Completion Rick Van Berg for Gabe Hare, Mike Reilly.

B wheel Board Gain Differences Mitch Newcomer May 5, 2005.

Active Boards Grounding and Shielding at Penn Near Term Plan for Barrel Boards –In parallel to board layout verification Study /optimize / map noise with.

Operation Amplifier. Golden Rules of OP Amp 1.i in =0, no current flow into op amp. 2.V + =V - Typically one end of op amp is connected to ground, therefore,

ECE 4006 Senior Design Project Talal Mohamed Jafaar Ibrahima Bela Sow Mohammad Faisal Zaman Bringing Gigabit Ethernet to the Masses Supervisor: Dr. Martin.

Low Noise Amplifier. DSB/SC-AM Modulation (Review)

Baseboard Aavikkomursu 7.2. Aavikkomursu Micro- controller Extension port for programming microcontroller and sensor input Resistor RS485 interface chip.

A Differentiator Circuit.  All of the diagrams use a uA741 op amp. ◦ You are to construct your circuits using an LM 356 op amp.  There is a statement.

Short study of a very simple LVDS shift The Barcelone VFE chip output is CMOS, -1.65/+1.65 volt. This output is then convert into serial LVDS format. Without.

ابزاردقیق ارائه دهم. The device has 2 input ports, named inverting ( - ) input and non-inverting (+) input. The output is simply an amplified signal of.

Senior Design 4006C Group G7 Design Presentation 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff.

Noise studies: hardware tests and preliminary results Anna, Anton, Giovanni, Pigi, Silvia, A. Boiano, A. Vanzanella.

CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:

Modelling of TPM noise problems Greg, following discussions and measurements with David and Senerath.

CAEN November 15, 2002 Vandelli W. 1 Test Conditions Prototype fed by CAEN Module 2527 through 100 m long cables From channels status page on generator.

Analogue BPM data analysis Calibration & resolution results.

Effect of flat cable to MPPC signal S. Uozumi (Kobe) Jun ScECAL meeting.

Solving for current, resistance and voltage in circuits.

FOPI RPC-FEE specs and performance Mircea Ciobanu CBM collaboration meeting March 9-12, 2005 GSI-Darmstadt.

4.2.5 Parallel Circuits Wiring for Voltage. Definitions parallel circuit – a circuit in which two or more elements are connected so that each has its.

Impedance Measurements in a Differential Transmission Line By: David Migas.

Jan, 2001CMS Tracker Electronics1 Hybrid stability studies Multi – chip hybrid stability problem when more then ~ 2 chips powered up -> common mode oscillation.

PMT HV Base Prototypes Evaluation Instrumentation Workshop LBNL July 23-24, 2003 Nobuyoshi Kitamura University of Wisconsin-Madison SSEC.

E-Cal Readout Boards - 8 Boards total -Design & Fabrication at Jlab - Assembly at Orsay Nick Nganga HPS Collaboration Oct Jlab.

CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.

MS, LG, XS PXL ladder tests at IPHC, May 1-7, Preliminary Ladder Testing Results (part 2) At IPHC MS, XS, LG.

Compilation of Dis-/Advantages of DC-DC Conversion Schemes Power Task Force Meeting December 16 th, 2008 Katja Klein 1. Physikalisches Institut B RWTH.

ABE425 Engineering Measurement Systems Electronic Parts Dr. Tony E. Grift Dept. of Agricultural & Biological Engineering University of Illinois.

1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.

Series Circuits and Parallel Circuits.. Series and Parallel Circuits Series Circuits: only one end of each component is connected Example: Christmas tree.

© 2001 By Default! A Free sample background from Slide 1 Optical Ethernet Design Receiver Group G1 David Gewertz Ryan Baldwin.

Mauro Citterio Milano, PP2/Services - an update - Mauro Citterio INFN Milano Type II cables  Layout in progress  Duplication of VVDC wires.

Electromyography E.M.G..

Status report 2011/7/28 Atsushi Nukariya. Progress Progresses are as follows. 1. FPGA -> Analyze data from FPGA, and some revise point is found. 2. Software.

TRIPLEGEM and VFATs at The Test Beam Area TRIPLEGEM and VFATs at The Test Beam Area N. Turini……reporter Eraldo Oliveri! Eraldo Oliveri main worker! N.

TIMING DETECTOR ELECTRONICS FRONT END ELECTRONICS - NINO JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /

Basics of Bypass Capacitor, Its Functions and Applications.

ProtoDUNE SP – Slow control temperature gradient monitor

Setup for automated measurements (parametrization) of ASD2 chip

ABB i-bus® EIB / KNX Analogue Input AE/S 4.2

THEVENIN’S THEOREM Thevenin’s theorem permits the reduction of a two-terminal dc network with any number of resistors and sources (Complex Circuit) to.

ECAL Front-end development

CTA-LST meeting February 2015

Tutorial on the Ortec 935 Quad Constant Fraction Discriminator

Enhancing and Implementing an Improved Gigabit Ethernet Card

Universal Interface, 12-fold, FM US/U 12.2

Optical links in the 25ns test beam

Test of Link and Control Boards with LHC like beam, CERN, May 2003

High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype

Biomedical Instruments Design Biopotential Amplifiers 1.

Resistance in Series and Parallel

Presentation transcript:

Signal Quality Study with Triple Jumper Board and EC board to PP Cable December 2, 2004 Mitch Newcomer

Setup MiniRod TTC99 Original EC wheel PP (Using ROD 1 input only) Short cables to TTC (not studied) Cern Issue cable with BOC (Length = 9m) Pre Production Triple Jumper Board W0112 Purpose -- Examine of the effect of pre-comp on BX and CMDIN and effects of Differential Offset, Common Mode voltage and Compensation on CMDOUT.

Signals Data OutBX and CMDIN at PP At DTMROC PP 0V Diff Differential measurements

TTC99 Timing Scan ( Program provided by Mike Hance) TRIPLE W0112 Total chips per delay with 100% success rate DX/BX | | | | | | | | | | | | | |

CMD OUT At Max 901 Input on PPInput to PP Significant Pickup on PP at receiver input. Pickup evident from Resistive summing network. Will be eliminated on future PP’s. Initial amplitude atenuation caused by 2.5V common mode set by PP resistors. Common mode goes to 1.2 V as readout progresses. (fixed later) Differential measurements

Add Pre Compensation 56Ω -1.5uH - 56Ω BX at Triple Jump Term CMDIN at Triple Jump Term

CMDOUT Compensation at PP At Max 901 (comparator) Input on PP Input to PP at Cable Connector 100Ω at input to MAX901 || with 56Ω - 1.5uh - 56Ω on cable PP Common Mode set to 1.2V Differential Offset = 4.4mV Pickup from ROD 0 Traces on PP

Timing Scan  CMD OUT Pickup Noise evident T R I P L E 4.1mV diff threshold Total chips per delay with 100% success rate DX/BX | | | | | | | | | | | | | |

Remove PP connection to Rod 0 At Max 901 Input on PP 100 ohms at input to MAX901 56Ω - 1.5uh - 56Ω on cable Two sets of differential traces, CMDOUT from ROD 0 and 1, meet at the input to MAX901 comparator. The traces to ROD 0 are cut near the input to the MAX901 and the pickup is decreased.

Timing Scan Rod 0 PP lines cut Total chips per delay with 100% success rate DX/BX | | | | | | | | | | | | | | Common Mode 1.2V Differential Offset 4.1mV

CMDOUT Revised Comp Increased Differential Offset Input to MAX901MAX901 Output Common Mode 1.5V Differential offset 14mV COMP revised to remove parallel 100 Ω

TTC Time Scan all Revisions Vdd = 2.26V TRIPLE 14mV final conf 4.7 down 9.1 up cm 1.5V Total chips per delay with 100% success rate DX/BX | | | | | | | | | | | | | |

TTC Timing Scan Vdd = 2.5V TRIPLE Total chips per delay with 100% success rate DX/BX | | | | | | | | | | | | | | This is not necessarily as perfect as we might hope for, but it does help demonstrate the improvement that attention to signal quality has on final performance. More work is required to understand what we must put up with in the final system. All positions wired to Rod 1 (all perform as expected

Conclusions Control Signal quality impact on RO is significant. Some kind of cable compensation will be helpful. Some attention needs to be paid to pickup on differential signal lines. CMD Out differential offset of ~ 10mV improves sturdiness of RO at least using TTC99, miniROD and old PP. A signal quality study using the final cable to verify component values being stuffed on the EC triple jumper boards is needed soon.