Lecture 14: Review Intro to IT COSC1078 Introduction to Information Technology Lecture 14 Revision and Review James Harland

Slides:



Advertisements
Similar presentations
Chapter 2: Data Manipulation
Advertisements

Lecture 16: Processes Intro to IT COSC1078 Introduction to Information Technology Lecture 16 Processes James Harland
James Harland COSC1078 Introduction to Information Technology Lecture 12 System Fundamentals James Harland
Lecture 12: Machine Processing Intro to IT COSC1078 Introduction to Information Technology Lecture 12 Machine Processing James Harland
Chapter 2 Data Manipulation Dr. Farzana Rahman Assistant Professor Department of Computer Science James Madison University 1 Some sldes are adapted from.
2.3) Example of program execution 1. instruction  B25 8 Op-code B means to change the value of the program counter if the contents of the indicated register.
Computer Architecture and Data Manipulation Chapter 3.
Copyright © 2008 Pearson Education, Inc. Publishing as Pearson Addison-Wesley Computer Science: An Overview Tenth Edition by J. Glenn Brookshear Chapter.
Lecture 10: System Fundamentals Intro to IT COSC1078 Introduction to Information Technology Lecture 10 System Fundamentals James Harland
Computer Organization and Architecture Tutorial 2 Kenneth Lee.
Computer Processing CSCE 110 J. Michael Moore.
Basic Computer Organization, CPU L1 Prof. Sin-Min Lee Department of Computer Science.
Lecture 16: Operating Systems Intro to IT COSC1078 Introduction to Information Technology Lecture 16 Operating Systems James Harland
Lecture 9: System Fundamentals Intro to IT COSC1078 Introduction to Information Technology Lecture 9 System Fundamentals James Harland
Lecture 24: Review Intro to IT COSC1078 Introduction to Information Technology Lecture 24 Review James Harland
1 Sec (2.3) Program Execution. 2 In the CPU we have CU and ALU, in CU there are two special purpose registers: 1. Instruction Register 2. Program Counter.
J. Michael Moore Computer Processing CSCE 110. J. Michael Moore ProcessorInputOutput Memory Storage.
CEG 320/520: Computer Organization and Assembly Language Programming1 CEG 320/520 Computer Organization and Assembly Language Programming.
Basic Operational Concepts of a Computer
Lecture 14: Operating Systems Intro to IT COSC1078 Introduction to Information Technology Lecture 14 Operating Systems James Harland
Basic Microcomputer Design. Inside the CPU Registers – storage locations Control Unit (CU) – coordinates the sequencing of steps involved in executing.
Lecture 11: Machine Processing Intro to IT COSC1078 Introduction to Information Technology Lecture 11 Machine Processing James Harland
Lecture 17: Operating Systems Intro to IT COSC1078 Introduction to Information Technology Lecture 17 Memory and Deadlock James Harland
Lecture 10: Binary Representation Intro to IT COSC1078 Introduction to Information Technology Lecture 10 Binary Representation James Harland
Computer Systems Organization CS 1428 Foundations of Computer Science.
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 2.
CPU Design. Introduction – The CPU must perform three main tasks: Communication with memory – Fetching Instructions – Fetching and storing data Interpretation.
Lecture 18: Operating Systems Intro to IT COSC1078 Introduction to Information Technology Lecture 18 Operating Systems James Harland
Ch. 2 Data Manipulation 4 The central processing unit. 4 The stored-program concept. 4 Program execution. 4 Other architectures. 4 Arithmetic/logic instructions.
Revision Lecture Intro to IT COSC1078 Introduction to Information Technology Extra Lecture Review James Harland
CS 111 – Sept. 15 Chapter 2 – Manipulating data by performing instructions “What is going on in the CPU?” Commitment: –Please read through section 2.3.
Important Concepts  Parts of the CPU  Arithmetic/Logic Unit  Control Unit  Registers  Program Counter  Instruction Register  Fetch/Decode/Execute.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
Lecture 11: System Fundamentals Intro to IT COSC1078 Introduction to Information Technology Lecture 11 System Fundamentals James Harland
Lecture 10: Binary Representation Intro to IT COSC1078 Introduction to Information Technology Lecture 10 Binary Representation James Harland
Chapter 2 Data Manipulation. © 2005 Pearson Addison-Wesley. All rights reserved 2-2 Chapter 2: Data Manipulation 2.1 Computer Architecture 2.2 Machine.
Fetch-execute cycle.
A summary of TOY. 4 Main Components Data Processor Control Processor Memory Input/Output Device.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
Lecture 16: Operating Systems Intro to IT COSC1078 Introduction to Information Technology Lecture 16 Operating Systems James Harland
Copyright © 2008 Pearson Education, Inc. Publishing as Pearson Addison-Wesley Data Manipulation Brookshear, J.G. (2012) Computer Science: an Overview.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Control Unit.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
Chapter 2: Data Manipulation
Simple ALU How to perform this C language integer operation in the computer C=A+B; ? The arithmetic/logic unit (ALU) of a processor performs integer arithmetic.
CMSC 104, Lecture 061 Stored Programs A look at how programs are executed.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
27 October 2015 Birkbeck College, U. London1 Introduction to Computer Systems Lecturer: Steve Maybank Department of Computer Science and Information Systems.
Lec 4-2 Five operations of the machine cycle Fetch- fetch the next program instruction from memory. (PC+1); instruction to IR Decode- decode the instruction.
© 2015 Pearson Education Limited 2015 Quiz in last 15 minutes Midterm 1 is next Sunday Assignment 1 due today at 4pm Assignment 2 will be up today; due.
The fetch-execute cycle
Functional Units.
CS149D Elements of Computer Science
Chapter 2: Data Manipulation
MARIE: An Introduction to a Simple Computer
Chapter 2: Data Manipulation
The Von Neumann Machine
A Top-Level View Of Computer Function And Interconnection
Information Representation: Machine Instructions
Objectives Describe common CPU components and their function: ALU Arithmetic Logic Unit), CU (Control Unit), Cache Explain the function of the CPU as.
Instruction execution and ALU
Chapter 2: Data Manipulation
CS 111 – Sept. 16 Machine language examples Instruction execution
Sec (2.3) Program Execution.
Presentation transcript:

Lecture 14: Review Intro to IT COSC1078 Introduction to Information Technology Lecture 14 Revision and Review James Harland

Lecture 14: ReviewIntro to IT Introduction to IT 1-4 Introduction, Images, Audio, Video 5-6 Computer Fundamentals Assignment 1, WebLearn Test 1 7 Review 8 Operating Systems WebLearn Test 2 9 Operating Systems Assignment 2 10 Internet 11 Internet Security WebLearn Test 3 12 Future of ITAssignment 3, Peer and Self Assessment

Lecture 14: ReviewIntro to IT Overview  Questions?  Floating point numbers  “Week 6 lectures”  Questions?

Lecture 14: ReviewIntro to IT Excess Notation Bit patternValue A different encoding of the numbers “naive” bit pattern encodes 4 more than actual value 100 (looks like 4) encodes (looks like 5) encodes (looks like 6) encodes 2 ….

Lecture 14: ReviewIntro to IT Floating Point sign bit Mantissa exponent 1 bit for sign 3 bits for exponent 4 bits for mantissa

Lecture 14: ReviewIntro to IT Floating Point means +ve shifted 101 place =  Mantissa: digit sequence (1 st digit always 1)  Exponent: where to put the.  This is generally given in ‘excess’ notation  Binary form of x 10 4

Lecture 14: ReviewIntro to IT Memory  Memory differs in performance and cost  Processor is typically much faster than memory

Lecture 14: ReviewIntro to IT Memory  Arranged as a hierarchy of cache Level 1 Level 2 Level 3 Main Memory

Lecture 14: ReviewIntro to IT Processing ALU CPU BUS REGISTERS MEMORY

Lecture 14: ReviewIntro to IT Machine Instructions 1.Move first value from memory into register 1 2.Move second value from memory into register 2 3.If register 2 is zero, go to Step 6 4.Divide register 1 by register 2 & store result in register 3 5.Store register 3 value in memory 6.Stop “Divide two numbers”

Lecture 14: ReviewIntro to IT Instructions in Binary? … LOAD register 1 LOAD register 2 JUMP …. STORE … MEMORY

Lecture 14: ReviewIntro to IT One Scheme 16-bit operation codes (simple example) Operation Code (4 bits) Operand (12 bits) Represent as 4 Hexadecimal numbers (0-9,A-F) Each instruction is two bytes long

Lecture 14: ReviewIntro to IT One Scheme 156C LOAD register 5 from memory 6C 166D LOAD register 6 from memory 6D 5056 ADD register 5 & 6 & store in register 0 306E STORE register 0 to memory 6E C000 HALT.... (up to 2 16 = 65,536 different instructions)

Lecture 14: ReviewIntro to IT Fetch Decode Execute FETCH EXECUTEDECODE Machine cycle

Lecture 14: ReviewIntro to IT Two special registers Instruction register: holds current instruction Program counter: address of next instruction Fetch: Put instruction specified by program counter into instruction register Increment program counter by two Decode: Work out what to do Execute: Perform the instruction

Lecture 14: ReviewIntro to IT Processing A0 15 A1 6C A2 16 A3 6D A4 50 A5 56 A6 30 A7 C0 A8 C0 A9 00 Program Counter Instruction Register A0 AddressContents

Lecture 14: ReviewIntro to IT Processing A0 15 A1 6C A2 16 A3 6D A4 50 A5 56 A6 30 A7 C0 A8 C0 A9 00 Program Counter Instruction Register A0 FETCH 156C

Lecture 14: ReviewIntro to IT Processing A0 15 A1 6C A2 16 A3 6D A4 50 A5 56 A6 30 A7 C0 A8 C0 A9 00 Program Counter Instruction Register A2 FETCH 156C

Lecture 14: ReviewIntro to IT Processing A0 15 A1 6C A2 16 A3 6D A4 50 A5 56 A6 30 A7 C0 A8 C0 A9 00 Program Counter Instruction Register A2 DECODE 156C 6C 2B

Lecture 14: ReviewIntro to IT Processing A0 15 A1 6C A2 16 A3 6D A4 50 A5 56 A6 30 A7 C0 A8 C0 A9 00 Program Counter Instruction Register A2 EXEC 156C 6C 2B 2B5

Lecture 14: ReviewIntro to IT Processing A0 15 A1 6C A2 16 A3 6D A4 50 A5 56 A6 30 A7 C0 A8 C0 A9 00 Program Counter Instruction Register A2 FETCH 166D

Lecture 14: ReviewIntro to IT Processing A0 15 A1 6C A2 16 A3 6D A4 50 A5 56 A6 30 A7 C0 A8 C0 A9 00 Program Counter Instruction Register A4 FETCH 166D

Lecture 14: ReviewIntro to IT Processing A0 15 A1 6C A2 16 A3 6D A4 50 A5 56 A6 30 A7 C0 A8 C0 A9 00 Program Counter Instruction Register A4 DECODE 166D

Lecture 14: ReviewIntro to IT Processing A0 15 A1 6C A2 16 A3 6D A4 50 A5 56 A6 30 A7 C0 A8 C0 A9 00 Program Counter Instruction Register A4 EXEC 166D 6D FF FF6

Lecture 14: ReviewIntro to IT Processing A0 15 A1 6C A2 16 A3 6D A4 50 A5 56 A6 30 A7 C0 A8 C0 A9 00 Program Counter Instruction Register A6 FETCH 5056

Lecture 14: ReviewIntro to IT Processing A0 15 A1 6C A2 16 A3 6D A4 50 A5 56 A6 30 A7 C0 A8 C0 A9 00 Program Counter Instruction Register …

Lecture 14: ReviewIntro to IT Processing Program Counter Instruction Register EXEC B258 B4

Lecture 14: ReviewIntro to IT Processing Program Counter Instruction Register EXEC B258 58

Lecture 14: ReviewIntro to IT Connecting devices ??

Lecture 14: ReviewIntro to IT Universal Serial Bus (USB)

Lecture 14: ReviewIntro to IT Memory-mapped I/O Program Counter Instruction Register C4 EXEC FF FF6 Just like writing to a memory address

Lecture 14: ReviewIntro to IT Direct Memory Access (DMA) Put some data in memory! OK

Lecture 14: ReviewIntro to IT Direct Memory Access Direct Memory Access means that doesn’t have to wait for the

Lecture 14: ReviewIntro to IT Busy Bertie the bus … Von Neumann bottleneck

Lecture 14: ReviewIntro to IT Conclusion  Assignment 2 specified sometime this week  Finish reading book!