Integrated Management of Power Aware Computation and Communication Technologies Nader Bagherzadeh, Pai H. Chou, Scott Jordan, Fadi Kurdahi University of.

Slides:



Advertisements
Similar presentations
System-level Architectur Modeling for Power Aware Computing Dexin Li.
Advertisements

WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 20s: Computer Hardware 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 20s Computer Hardware Department of.
Technology Drivers Traditional HPC application drivers – OS noise, resource monitoring and management, memory footprint – Complexity of resources to be.
Distributed Systems Major Design Issues Presented by: Christopher Hector CS8320 – Advanced Operating Systems Spring 2007 – Section 2.6 Presentation Dr.
Robert Barnes Utah State University Department of Electrical and Computer Engineering Thesis Defense, November 13 th 2008.
Dynamic Service Composition with QoS Assurance Feb , 2009 Jing Dong UTD Farokh Bastani UTD I-Ling Yen UTD.
Dynamic adaptation of parallel codes Toward self-adaptable components for the Grid Françoise André, Jérémy Buisson & Jean-Louis Pazat IRISA / INSA de Rennes.
OCIN Workshop Wrapup Bill Dally. Thanks To Funding –NSF - Timothy Pinkston, Federica Darema, Mike Foster –UC Discovery Program Organization –Jane Klickman,
High-level System Modeling and Power Management Techniques Jinfeng Liu Dept. of ECE, UC Irvine Sep
CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
1 Emerging Research Concepts for Very Large-Scale Software Engineering Walt Scacchi Institute for Software Research University of California, Irvine Irvine,
1 Software Architecture: a Roadmap David Garlen Roshanak Roshandel Yulong Liu.
1 Dr. Frederica Darema Senior Science and Technology Advisor NSF Future Parallel Computing Systems – what to remember from the past RAMP Workshop FCRC.
Scheduling with Optimized Communication for Time-Triggered Embedded Systems Slide 1 Scheduling with Optimized Communication for Time-Triggered Embedded.
Dynamically Reconfiguring Hierarchies Walter Hsueh CS446 Software Engineering with.
1 Integrated Management of Power Aware Computing & Communication Technologies PI Meeting Nader Bagherzadeh, Pai H. Chou, Fadi Kurdahi University of California,
Strategic Directions in Real- Time & Embedded Systems Aatash Patel 18 th September, 2001.
UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.
UML for Embedded Systems Development— Extensions; Hardware-Software CoDesign.
System Integration Management (SIM)
Architectural Design Establishing the overall structure of a software system Objectives To introduce architectural design and to discuss its importance.
1 Integrated Management of Power Aware Computing & Communication Technologies Kickoff review meeting Nader Bagherzadeh, Pai H. Chou, Fadi Kurdahi University.
Multiple Autonomous Ground/Air Robot Coordination Exploration of AI techniques for implementing incremental learning. Development of a robot controller.
Low-Power Wireless Sensor Networks
CCA Common Component Architecture Manoj Krishnan Pacific Northwest National Laboratory MCMD Programming and Implementation Issues.
Assessing the Suitability of UML for Modeling Software Architectures Nenad Medvidovic Computer Science Department University of Southern California Los.
Architectures for mobile and wireless systems Ese 566 Report 1 Hui Zhang Preethi Karthik.
1 Lecture #2: Components of Network. Communication Subnetwork C o n t e n t s l Network Architecture: –Terminal Network –Computer Network l Data Transmission.
NIMIA October 2001, Crema, Italy - Vincenzo Piuri, University of Milan, Italy NEURAL NETWORKS FOR SENSORS AND MEASUREMENT SYSTEMS Part II Vincenzo.
DCOM (Overview) by- Jeevan Varma Anga.
1 Distributed Process Scheduling: A System Performance Model Vijay Jain CSc 8320, Spring 2007.
Programming Models & Runtime Systems Breakout Report MICS PI Meeting, June 27, 2002.
Automatic Communication Refinement for System Level Design Samar Abdi, Dongwan Shin and Daniel Gajski Center for Embedded Computer Systems, UC Irvine
4.2.1 Programming Models Technology drivers – Node count, scale of parallelism within the node – Heterogeneity – Complex memory hierarchies – Failure rates.
1 Integrated Management of Power Aware Computing & Communication Technologies PI Meeting Nader Bagherzadeh, Pai H. Chou, Fadi Kurdahi University of California,
Jiwon Hahn ECE295 Seminar December 2, 2002 Integrated Management of Power Aware Computing & Communication Technologies.
Page 1 Reconfigurable Communications Processor Principal Investigator: Chris Papachristou Task Number: NAG Electrical Engineering & Computer Science.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Advanced Computer Networks Topic 2: Characterization of Distributed Systems.
Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.
Deeply Embedded Large Scale Networks Specify and Control Emerging Behavior.
SENSOR NETWORKS BY Umesh Shah Mayuresh Patil G P Reddy GUIDES Prof U.B.Desai Prof S.N.Merchant.
Issues Autonomic operation (fault tolerance) Minimize interference to applications Hardware support for new operating systems Resource management (global.
CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.
SpecC stands for “specification description language based on C”.
MAPLD 2005/254C. Papachristou 1 Reconfigurable and Evolvable Hardware Fabric Chris Papachristou, Frank Wolff Robert Ewing Electrical Engineering & Computer.
DIPARTIMENTO DI ELETTRONICA E INFORMAZIONE Novel, Emerging Computing System Technologies Smart Technologies for Effective Reconfiguration: The FASTER approach.
Milestones, Feedback, Action Items Power Aware Distributed Systems Kickoff August 23, 2000.
March 2004 At A Glance NASA’s GSFC GMSEC architecture provides a scalable, extensible ground and flight system approach for future missions. Benefits Simplifies.
A Systematic Approach to the Design of Distributed Wearable Systems Urs Anliker, Jan Beutel, Matthias Dyer, Rolf Enzler, Paul Lukowicz Computer Engineering.
System-level power analysis and estimation September 20, 2006 Chong-Min Kyung.
An Integrated Design Environment to Evaluate Power/Performance Tradeoffs for Sensor Network Applications Amol Bakshi, Jingzhao Ou, and Viktor K. Prasanna.
R ECONFIGURABLE SECURITY SUPPORT FOR EMBEDDED SYSTEMS 1 AKSHATA VARDHARAJ.
High-level System Modeling and Power Management Techniques Jinfeng Liu Dept. of ECE, UC Irvine Sep
Smart Sensor Node Impact  GPS leveraged for geo-referenced identity, and low power communications synchronization. Up to 100x communications power reduction.
Programming Sensor Networks Andrew Chien CSE291 Spring 2003 May 6, 2003.
Internet of Things. IoT Novel paradigm – Rapidly gaining ground in the wireless scenario Basic idea – Pervasive presence around us a variety of things.
Thrust IIB: Dynamic Task Allocation in Remote Multi-robot HRI Jon How (lead) Nick Roy MURI 8 Kickoff Meeting 2007.
1 Reconfigurable Environment for Analysis and Test of Software Systems Sam Martin REATSS.
Goals in Wearable Computing Jan Beutel, Michael Eisenring, Marco Platzner, Christian Plessl, Lothar Thiele Computer Engineering and Networks Lab Swiss.
University of Maryland at College Park Smart Dust Digital Processing, 1 Digital Processing Platform Low power design and implementation of computation.
1 Architectural Blueprints—The “4+1” View Model of Software Architecture (
Seminar On Rain Technology
Ocean Observatories Initiative OOI CI Kick-Off Meeting Devils Thumb Ranch, Colorado September 9-11, 2009 Observation Planning and Autonomous Mission Execution.
SEMINAR TOPIC ON “RAIN TECHNOLOGY”
A Network Virtual Machine for Real-Time Coordination Services
Nader Bagherzadeh, Pai H
The Globus Toolkit™: Information Services
DETERMINISTIC ETHERNET FOR SCALABLE MODULAR AVIONICS
Presentation transcript:

Integrated Management of Power Aware Computation and Communication Technologies Nader Bagherzadeh, Pai H. Chou, Scott Jordan, Fadi Kurdahi University of California, Irvine, ECE Dept. Jean-Luc Gaudiot University of Southern California, EE-Systems Nazeeh Aranki, Nikzad “Benny” Toomarian Jet Propulsion Laboratory

Quad Chart for IMPAC 2 T Project Innovations Component-based power-aware design Multi-power component aggregation Power-aware reconfigurable architectures Protocol-based power management Global power policy optimization Static & dynamic configurability for power Impact Fully exploit off-the-shelf components Unified functional/power correctness Confidence in complex design points Rapid turnaround time to architecture Power protocol for massive scale Behavior Architecture high-level simulation functional partitioning & scheduling composition operators high-level components behavioral system model busses, protocols system architecture mapping system integration & synthesis static configuration dynamic power management parameterizable components 2Q 00 Start Kickoff System Modeling Coordination Synthesis Architecture Definition Static Partitioning Component partitioning Power Management Design Techniques PCL definition Simulatable components Benchmark Identification Authoring Tool v1.0 Dynamic Partitioning Simulator v1.0 Component Partitioning Component Simulator PCL benchmarking Synthesizable components System Benchmarking 2Q 01 2Q 02 End

Layers to be addressed Protocols  Communication channel coding, data compression  fault tolerant protocols DSP Algorithms  media streaming, channel equalization  autonomous vehicle control  weapon management systems System-level architecture  Power optimization by pre-mission configuration  Support for robust in-mission adaptivity Component integration  Distributed coordination of power usage  Evolvable component interface

Milestones 2Q 00 Kickoff System Modeling Coordination Synthesis Architecture Definition Static Partitioning Component partitioning Power management design techniques PCL definition Simulatable components Benchmark Identification Authoring Tool v1.0 Dynamic Partitioning Simulator v1.0 Component Partitioning Component Simulator PCL benchmarking Synthesizable components System Benchmarking 2Q 01 2Q 02

Vendor Relationships Jet Propulsion Laboratory  Pasadena, CA Consystant Design Technologies  Seattle, WA

Specific Application Scenarios The NASA X-2000  Avionics for deep-space exploration  Platformfor multiple missions Pre-mission configuration  Mix of general-purpose processors and accelerator hardware  Partitioning between hardware/software and multiple versions Adaptable to changing mission objectives  Re-integration & in-mission optimization of power-aware components Micro Air Vehicles  Additional tradeoffs between coordinated systems  Inter-system computation/communication balance