External-Memory and Cache-Oblivious Algorithms: Theory and Experiments Gerth Stølting Brodal Oberwolfach Workshop on ”Algorithm Engineering”, Oberwolfach,

Slides:



Advertisements
Similar presentations
1 Lecture 13: Cache and Virtual Memroy Review Cache optimization approaches, cache miss classification, Adapted from UCB CS252 S01.
Advertisements

Virtual Memory Chapter 18 S. Dandamudi To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer,  S. Dandamudi.
Lecture 34: Chapter 5 Today’s topic –Virtual Memories 1.
CSIE30300 Computer Architecture Unit 10: Virtual Memory Hsin-Chou Chi [Adapted from material by and
Virtual Memory Hardware Support
Hierarchy-conscious Data Structures for String Analysis Carlo Fantozzi PhD Student (XVI ciclo) Bioinformatics Course - June 25, 2002.
Caching IV Andreas Klappenecker CPSC321 Computer Architecture.
I/O-Algorithms Lars Arge January 31, Lars Arge I/O-algorithms 2 Random Access Machine Model Standard theoretical model of computation: –Infinite.
Gerth Stølting Brodal Cache-Oblivious Algorithms - A Unified Approach to Hierarchical Memory Algorithms Current Trends in Algorithms, Complexity Theory,
S.1 Review: The Memory Hierarchy Increasing distance from the processor in access time L1$ L2$ Main Memory Secondary Memory Processor (Relative) size of.
I/O-Algorithms Lars Arge Spring 2009 January 27, 2009.
Review CPSC 321 Andreas Klappenecker Announcements Tuesday, November 30, midterm exam.
I/O-Algorithms Lars Arge Spring 2007 January 30, 2007.
I/O-Algorithms Lars Arge Aarhus University February 7, 2005.
1 Chapter Seven Large and Fast: Exploiting Memory Hierarchy.
The Memory Hierarchy II CPSC 321 Andreas Klappenecker.
I/O-Algorithms Lars Arge Aarhus University February 6, 2007.
I/O-Algorithms Lars Arge Spring 2006 February 2, 2006.
I/O-Algorithms Lars Arge Aarhus University February 14, 2008.
Massive Data Algorithmics Faglig Dag, January 17, 2008 Gerth Stølting Brodal University of Aarhus Department of Computer Science.
Virtual Memory and Paging J. Nelson Amaral. Large Data Sets Size of address space: – 32-bit machines: 2 32 = 4 GB – 64-bit machines: 2 64 = a huge number.
©UCB CS 162 Ch 7: Virtual Memory LECTURE 13 Instructor: L.N. Bhuyan
1  2004 Morgan Kaufmann Publishers Chapter Seven.
1 SRAM: –value is stored on a pair of inverting gates –very fast but takes up more space than DRAM (4 to 6 transistors) DRAM: –value is stored as a charge.
1  1998 Morgan Kaufmann Publishers Chapter Seven Large and Fast: Exploiting Memory Hierarchy (Part II)
I/O-Algorithms Lars Arge Spring 2008 January 31, 2008.
1 CSE SUNY New Paltz Chapter Seven Exploiting Memory Hierarchy.
Lecture 11: DMBS Internals
Bin Yao Spring 2014 (Slides were made available by Feifei Li) Advanced Topics in Data Management.
Lecture 19: Virtual Memory
1  2004 Morgan Kaufmann Publishers Multilevel cache Used to reduce miss penalty to main memory First level designed –to reduce hit time –to be of small.
IT253: Computer Organization
Memory and cache CPU Memory I/O. CEG 320/52010: Memory and cache2 The Memory Hierarchy Registers Primary cache Secondary cache Main memory Magnetic disk.
1 Virtual Memory Main memory can act as a cache for the secondary storage (disk) Advantages: –illusion of having more physical memory –program relocation.
DMBS Internals I. What Should a DBMS Do? Store large amounts of data Process queries efficiently Allow multiple users to access the database concurrently.
Efficient Cache Structures of IP Routers to Provide Policy-Based Services Graduate School of Engineering Osaka City University
4.3 Virtual Memory. Virtual memory  Want to run programs (code+stack+data) larger than available memory.  Overlays programmer divides program into pieces.
Improving Cache Performance Four categories of optimisation: –Reduce miss rate –Reduce miss penalty –Reduce miss rate or miss penalty using parallelism.
Multilevel Caches Microprocessors are getting faster and including a small high speed cache on the same chip.
1 Chapter Seven CACHE MEMORY AND VIRTUAL MEMORY. 2 SRAM: –value is stored on a pair of inverting gates –very fast but takes up more space than DRAM (4.
CS.305 Computer Architecture Memory: Virtual Adapted from Computer Organization and Design, Patterson & Hennessy, © 2005, and from slides kindly made available.
15-853: Algorithms in the Real World Locality II: Cache-oblivious algorithms – Matrix multiplication – Distribution sort – Static searching.
1  1998 Morgan Kaufmann Publishers Chapter Seven.
1  2004 Morgan Kaufmann Publishers Locality A principle that makes having a memory hierarchy a good idea If an item is referenced, temporal locality:
Lecture 1: Basic Operators in Large Data CS 6931 Database Seminar.
1 Adapted from UC Berkeley CS252 S01 Lecture 18: Reducing Cache Hit Time and Main Memory Design Virtucal Cache, pipelined cache, cache summary, main memory.
Virtual Memory Review Goal: give illusion of a large memory Allow many processes to share single memory Strategy Break physical memory up into blocks (pages)
DMBS Internals I February 24 th, What Should a DBMS Do? Store large amounts of data Process queries efficiently Allow multiple users to access the.
DMBS Internals I. What Should a DBMS Do? Store large amounts of data Process queries efficiently Allow multiple users to access the database concurrently.
DMBS Architecture May 15 th, Generic Architecture Query compiler/optimizer Execution engine Index/record mgr. Buffer manager Storage manager storage.
1 Chapter Seven. 2 SRAM: –value is stored on a pair of inverting gates –very fast but takes up more space than DRAM (4 to 6 transistors) DRAM: –value.
CS203 – Advanced Computer Architecture Virtual Memory.
Memory Hierarchies [FLPR12] Matteo Frigo, Charles E. Leiserson, Harald Prokop, Sridhar Ramachandran. Cache- Oblivious Algorithms. ACM Transactions on Algorithms,
1 Lecture 16: Data Storage Wednesday, November 6, 2006.
Memory Management memory hierarchy programs exhibit locality of reference - non-uniform reference patterns temporal locality - a program that references.
CS161 – Design and Architecture of Computer
ECE232: Hardware Organization and Design
Memory COMPUTER ARCHITECTURE
CS161 – Design and Architecture of Computer
Lecture 16: Data Storage Wednesday, November 6, 2006.
Virtual Memory Use main memory as a “cache” for secondary (disk) storage Managed jointly by CPU hardware and the operating system (OS) Programs share main.
Lecture 11: DMBS Internals
Virtual Memory Main memory can act as a cache for the secondary storage (disk) Advantages: illusion of having more physical memory program relocation protection.
Lecture 14 Virtual Memory and the Alpha Memory Hierarchy
Advanced Topics in Data Management
External-Memory and Cache-Oblivious Algorithms: Theory and Experiments
Chap. 12 Memory Organization
Virtual Memory Overcoming main memory size limitation
Computer Architecture
Virtual Memory Use main memory as a “cache” for secondary (disk) storage Managed jointly by CPU hardware and the operating system (OS) Programs share main.
Presentation transcript:

External-Memory and Cache-Oblivious Algorithms: Theory and Experiments Gerth Stølting Brodal Oberwolfach Workshop on ”Algorithm Engineering”, Oberwolfach, Germany, May 6-12,

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 2 Motivation 1 Datasets get M A S S I V E 2 Computer memories are H I E R A R C H I C A L New Algorithmic Challenges....both theoretical and experimental

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 3 Massive Data Examples (2002) Phone: AT&T 20TB phone call database, wireless tracking Consumer: WalMart 70TB database, buying patterns WEB/Network: Google index 8·10 9 pages, internet routers Geography: NASA satellites generate TB each day

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 4 Computer Hardware

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 5 A Typical Computer

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 6 Customizing a Dell 650 Processor speed 2.4 – 3.2 GHz L3 cache size 0.5 – 2 MB Memory 1/4 – 4 GB Hard Disk 36 GB– 146 GB – RPM CD/DVD 8 – 48x L2 cache size 256 – 512 KB L2 cache line size 128 Bytes L1 cache line size 64 Bytes L1 cache size 16 KB

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 7 Pentium ® 4 Processor Microarchitecture Intel Technology Journal, 2001

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 8 Memory Access Times LatencyRelative to CPU Register0.5 ns1 L1 cache0.5 ns1-2 L2 cache3 ns2-7 DRAM150 ns TLB500+ ns Disk10 ms10 7 Increasing

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 9 Hierarchical Memory Basics CPUL1L2 A R M Increasing access time and space L3Disk

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 10 A Trivial Program for (i=0; i+d<n; i+=d) A[i]=i+d; A[i]=0; for (i=0, j=0; j<8*1024*1024; j++) i = A[i];

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 11 A Trivial Program — d=1 RAM : n ≈ 2 25 = 128 MB

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 12 A Trivial Program — d=1 L1 : n ≈ 2 12 = 16 KB L2 : n ≈ 2 16 = 256 KB

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 13 A Trivial Program — n=2 24

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 14 A Trivial Program Experiments were performed on a DELL 8000, PentiumIII, 850MHz, 128MB RAM, running Linux 2.4.2, and using gcc version 2.96 with optimization -O3 L1 instruction and data caches 4-way set associative, 32-byte line size 16KB instruction cache and 16KB write-back data cache L2 level cache 8-way set associative, 32-byte line size 256KB — hardward specification www. Intel.com

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 15 Algorithmic Problem Modern hardware is not uniform — many different parameters –Number of memory levels –Cache sizes –Cache line/disk block sizes –Cache associativity –Cache replacement strategy –CPU/BUS/memory speed Programs should ideally run for many different parameters –by knowing many of the parameters at runtime, or –by knowing few essential parameters, or –ignoring the memory hierarchies Programs are executed on unpredictable configurations –Generic portable and scalable software libraries –Code downloaded from the Internet, e.g. Java applets –Dynamic environments, e.g. multiple processes Practice

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 16 Memory Models

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 17 Hierarchical Memory Model Limited success because to complicated DiskCPUL1L2 A R M Increasing access time and space L3 — many parameters

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 18 External Memory Model — two parameters Measure number of block transfers between two memory levels Bottleneck in many computations Very successful (simplicity) Limitations Parameters B and M must be known Does not handle multiple memory levels Does not handle dynamic M CPU M e m o r y I/O c a c h e M B Aggarwal and Vitter 1988

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 19 Ideal Cache Model — no parameters !? Program with only one memory Analyze in the I/O model for Optimal off-line cache replacement strategy arbitrary B and M Advantages Optimal on arbitrary level → optimal on all levels Portability, B and M not hard-wired into algorithm Dynamic changing parameters CPU M e m o r y B M I/O c a c h e Frigo, Leiserson, Prokop, Ramachandran 1999

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 20 Justification of the Ideal-Cache Model Optimal replacement LRU + 2 × cache size → at most 2 × cache misses Sleator and Tarjan, 1985 Corollary T M, B ( N ) = O ( T 2 M, B ( N )) ) #cache misses using LRU is O ( T M, B ( N )) Two memory levels Optimal cache-oblivious algorithm satisfying T M,B ( N ) = O ( T 2M,B ( N )) → optimal #cache misses on each level of a multilevel LRU cache Fully associativity cache Simulation of LRU Direct mapped cache Explicit memory management Dictionary (2-universal hash functions) of cache lines in memory Expected O(1) access time to a cache line in memory Frigo, Leiserson, Prokop, Ramachandran 1999

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 21 Basic External-Memory and Cache-Oblivious Results

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 22 Scanning sum = 0 for i = 1 to N do sum = sum + A[i] sum = 0 for i = 1 to N do sum = sum + A[i] N B A O ( N / B ) I/Os Corollary External/Cache-oblivious selection requires O ( N / B ) I/Os Hoare 1961 / Blum et al. 1973

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 23 External-Memory Merging Merging k sequences with N elements requires O ( N / B ) IOs provided k ≤ M / B - 1

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 24 External-Memory Sorting θ( M / B )-way MergeSort achieves optimal O ( Sort ( N )= O ( N/B·log M/B ( N/B)) I/Os Aggarwal and Vitter 1988 M M Partition into runs Sort each run Merge pass I Merge pass II... Run 1Run 2Run N/M Sorted N Sorted ouput Unsorted input

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 25 Cache-Oblivious Merging k -way merging (lazy) using binary merging with buffers tall cache assumption M ≥ B 2 O ( N / B·log M / B k ) IOs B1B1... M1M1 M top Frigo, Leiserson, Prokop, Ramachandran 1999

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 26 Cache-Oblivious Sorting – FunnelSort Divide input in N 1/3 segments of size N 2/3 Recursively FunnelSort each segment Merge sorted segments by an N 1/3 -merger Theorem Provided M ≥ B 2 performs optimal O(Sort(N)) I/Os Frigo, Leiserson, Prokop and Ramachandran 1999

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 27 Sorting (Disk) Brodal, Fagerberg, Vinther 2004

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 28 Sorting (RAM) Brodal, Fagerberg, Vinther 2004

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 29 External Memory Search Trees B-trees Bayer and McCreight 1972 Searches and updates use O(log B N) I/Os degree O(B) Search/update path

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 30 Cache-Oblivious Search Trees Recursive memory layout (van Emde Boas) Prokop BkBk A B1B1 h h/2 AB1B1 BkBk Binary treeSearches use O ( log B N ) I/Os Dynamization (several papers) – ”reduction to static layout”

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 31 Cache-Oblivious Search Trees Brodal, Jacob, Fagerberg 1999

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 32 Matrix Multiplication Frigo, Leiserson, Prokop and Ramachandran 1999 Iterative: O ( N 3 ) I/ORecursive: I/Os Average time taken to multiply two N x N matrics divided by N 3

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 33 The Influence of other Chip Technologies why some experiments do not turn out as expected

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 34 Translation Lookaside Buffer (TLB) translate virtual addresses into physical addresses small table (full associative) TLB miss requires lookup to the page table Size: 8 - 4,096 entries Hit time: clock cycle Miss penalty: clock cycles wikipedia.org

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 35 TLB and Radix Sort Rahman and Raman 1999 Time for one permutation phase

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 36 TLB and Radix Sort Rahman and Raman 1999 TLB optimized

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 37 Cache Associativity Execution times for scanning k sequences of total length N =2 24 in round- robin fashion (SUN-Sparc Ultra, direct mapped cache) Sanders 1999Cache associativityTLB misses wikipedia.org

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 38 Prefetching vs. Caching All Pairs Shortest Paths (APSP) Organize data so that the CPU can prefetch the data → computation (can) dominate cache effects Pan, Cherng, Dick, Ladner 2007 Prefetching disabled Prefetching enabled

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 39 Branch Prediction vs. Caching QuickSort Select the pivot biased to achieve subproblems of size α and 1-α + reduces # branch mispredictions - increases # instructions and # cache faults Kaligosi and Sanders 2006

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 40 Branch Prediction vs. Caching Skewed Search Trees Subtrees have size α and 1-α + reduces # branch mispredictions - increases # instructions and # cache faults Brodal and Moruz α α

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 41 Another Trivial Program for(i=0;i<n;i++) A[i]=rand()% 1000; for(i=0;i<n;i++) if(A[i]>threshold) g++; else s++; for(i=0;i<n;i++) A[i]=rand()% 1000; for(i=0;i<n;i++) if(A[i]>threshold) g++; else s++; — the influence of branch predictions n A

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 42 Branch Mispredictions for(i=0;i<n;i++) a[i]=rand()% 1000; for(i=0;i<n;i++) if(a[i]>threshold) g++; else s++; for(i=0;i<n;i++) a[i]=rand()% 1000; for(i=0;i<n;i++) if(a[i]>threshold) g++; else s++; Worst-case number of mispredictions for threshold=500

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 43 Running Time for(i=0;i<n;i++) a[i]=rand()% 1000; for(i=0;i<n;i++) if(a[i]>threshold) g++; else s++; for(i=0;i<n;i++) a[i]=rand()% 1000; for(i=0;i<n;i++) if(a[i]>threshold) g++; else s++; Prefetching disabled → sec Prefetching enabled → 0.15 – 0.5 sec Prefetching disabled Prefetching enabled

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 44 L2 Cache Misses for(i=0;i<n;i++) a[i]=rand()% 1000; for(i=0;i<n;i++) if(a[i]>threshold) g++; else s++; for(i=0;i<n;i++) a[i]=rand()% 1000; for(i=0;i<n;i++) if(a[i]>threshold) g++; else s++; Prefetching disabled → cache misses Prefetching enabled → cache misses Prefetching disabled Prefetching enabled

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 45 L1 Cache Misses for(i=0;i<n;i++) a[i]=rand()% 1000; for(i=0;i<n;i++) if(a[i]>threshold) g++; else s++; for(i=0;i<n;i++) a[i]=rand()% 1000; for(i=0;i<n;i++) if(a[i]>threshold) g++; else s++; Prefetching disabled → 4 – 16 x 10 6 cache misses Prefetching enabled → 2.5 – 5.5 x 10 6 cache misses Prefetching disabled Prefetching enabled

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 46 Summary Be conscious about the presence of memory hierarcies when designing algorithms Experimental results not often quite as expected due to neglected hardware features in algorithm design External memory model and cache-oblivious model adequate models for capturing disk/cache buttlenecks

Gerth Stølting Brodal External-Memory and Cache-Oblivious Algorithms: Theory and Experiments 47 non-uniform memory parallel disks parallel/distributed algorithms graph algorithms computational geometry string algorithms and a lot more... What did I not talk about... THE END