Belle II numbering x y z x y z. Electronics mapping (rawdata) row: carrier level, 0-3. column: daughter card slot, 0-3. channel: channel on ASIC, 0-7.

Slides:

Advertisements

Similar presentations

Index Values NATIONAL STATISTICAL COORDINATION BOARD.

Advertisements

TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.

On DAQ of T-1019 Y. Horii 25th Dec DST of T-1019 expXX.runYYYY. spillZZZZ.TIME.fiber0 DST0 (binary files)DST1 (ROOT files) eXXrunYYYYm0.dst1 (waveform,

STURM2 Motherboard Jussi Malin. STURM2 motherboard  Board dimensions 10,9 X 12 inches  8 electrical layers  Houses 192 amplifiers, 8 daughter cards,

Test Pulse Neighbors #3 Carl Goodrich 9/18/07. Electronic ID – Software ID Map Eid Sid location 0 682inner 12046outer 22047outer 32045outer 4 681inner.

Beam Position Monitors MICE CM Harbin January, 2009.

Linda R. Coney – 24th September 2009 MOM Update End of Sept Run Linda R. Coney 05 October, 2009.

Slide 1 Anthony Affolder US Module LT meeting June 17, 2004 UCSB Module LT Testing.

Beam File Analysis Carl Goodrich 10/9/07. Beam File Data.

Test Pulse Analysis Carl Goodrich 7/31/07. Test Pulse The Test Pulse was injected into channels 4 and 23 –We expect channels 3, 4, 5, and 22, 23, 24 to.

FPIX0 Electronic Test Marina Artuso Paul Gelling Jianchun Wang  The system works fine with charge injection calibration  Gain curve, threshold, and noise.

Jeopardy People DatesEventsCultureTriviaEconomy.

Ladder QA manual. Check items 1 Interlock - Temperature of NOVEC. ✓ Check the difference from the value where the QA in RIKEN was performed is less than.

October 1st th Workshop on Electronics for LHC Experiment at Amsterdam 1 Beam Test Result of the ATLAS End-cap Muon Level-1 Trigger Chikara Fukunaga.

The Pixel Detector ByteStream Converter M.Cobal (1), L. Santi (2) (1) University of Udine and INFN Trieste, Italy (2) University of Trieste and INFN Trieste,

Update on Electronics for the SSL 8” Ceramic Detector Matt Andrew, Kurtis Nishimura, Gary S. Varner University of Hawai’i 28-MAR-2012 Discussion 1.

Time Meeting 2/3/2015 PHENIX Run-15 Status Douglas Fields PHENIX Run-15 Run Coordinator University of New Mexico.

JANA and Raw Data David Lawrence, JLab Oct. 5, 2012.

St4 Prop Tube Mapping 05/15/2011 Ming Liu This is a mapping diagram for St-4 prop tubes Facing a module/FEM: – ECL Channels counted from right (1) – to.

Updated HBD FEM Diagram Clock Master Clock fanoutADC Optical out Backplane Crate GTM/Ethernet New Daughter card + DCM Test pulse.

1 iTOP readout firmware development K. Nishimura and G. Varner 25-MAR-2011 lDAQ meeting Not shown: Joshua Sopher (firmware) Lili Zhang (DSP coding)

Periodic Table Study Guide Determining Shells and Valence Electrons

Final Presentation Avilés-Angélica, Blanco-Alberto, Fuentes-Alba, Pell-Xavier, Schenini-Juan, Talukder-Nurul.

HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.

Look the calibration to understand what and when has been changed in our electronics A. Maslennikov, 26 February 2010, HiLum workshop November 08 logbook:

Running SPD OUTLINE VFE and CB overview Mapping CB panel: -Regulator board tab: how to switch ON/OFF the VFEs -Control tab: how to mask VFE -Test tab:

SPD VFE installation and commissioning (status and plans) I.Summary of VFE installation II.Stand alone VFE test: noise & offset III.Stand alone test: LED.

SPD VFE installation and commissioning (status and plans) I.Status of VFE test at Barcelona II.First commissioning experience at CERN (15 th -16 th March)

基督再來（一）. 經文： 1 你們心裡不要憂愁；你們信神，也當信我。 2 在我父的家裡有許多住處；若是沒有，我就早已告訴你們了。我去原是為你們預備地去。 3 我若去為你們預備了地方，就必再來接你們到我那裡去，我在那裡，叫你們也在那裡， ] ( 約 14 ： 1-3)

Requested hardware for Clermont-Ferrand in the test beam 2015 September 23 Roméo Bonnefoy and François Vazeille This material is provided by LPC and Collaboration:

Advantech IPC-6608BP Desktop/ Wall mount Chassis -1 ISA, 4/ 6 PCI, 1 PCIMG, 1 PCI/ISA slot -Advantech PCA-6194VG Core 2 Duo SBC Board -Intel Core2 Duo.

$200 $400 $600 $800 $1000 $200 $400 $600 $800 $1000 $200 $400 $600 $800 $1000 $200 $400 $600 $800 $1000 $200 $400 $600 $800 $1000 $200.

TOP Electronics Status & Beam Test Experience Kurtis Nishimura January 16, 2012 University of Hawaii Belle II TRG/DAQ Workshop Belle II TRG/DAQ - January.

Time Meeting 2/10/2015 PHENIX Run-15 Status Douglas Fields PHENIX Run-15 Run Coordinator University of New Mexico.

Pretest_ppt.ppt PRETEST EDT Put your name in footer for all slides. 2. Add slide numbers at the bottom right of each slide. 3. Change the title.

"North American" Electronics

WBS 1.03 Readout Systems Specifications, Design and Acceptance

Alg 2 Ch 6 Matrices.

HDL-MTOTL.2WI (Outdoor) HDL-MTS10A.2WB (Indoor)

- STT LAYOUT - SECTOR F SECTOR A SECTOR B SECTOR E SECTOR D SECTOR C

continued on next slide

HV-CMOS Update The properties device (HVStripV1) we just Birmingham

Sit-In Lab 1 Ob-CHESS-ion

Hire Toyota Innova in Delhi for Outstation Tour

HDL-MTOTL.2WI (Outdoor) HDL-MTS10A.2WB (Indoor)

continued on next slide

continued on next slide

boardstack status: schedule

A figure has vertices A(2,2), B(6,4), C(-2,3), and D(-1, 5)

Слайд-дәріс Қарағанды мемлекеттік техникалық университеті

.. -"""--..J '. / /I/I =---=-- -, _ --, _ = :;:.

II //II // \ Others Q.

I1I1 a 1·1,.,.,,I.,,I · I 1··n I J,-·

Core Chemistry Revision Questions

Cut out for cable 160 ISO-F Flange Electronics module and cooling

RPC Electronics Overall system diagram Current status At detector

Mixed Numbers Equivalent Simplest Form Comparing

Level I: who/what/when/where; answer is explicit in text; one correct answer Level II: why/how, compare/contrast; answer is implicit in text; many correct.

A figure has vertices A(2,2), B(6,4), C(-2,3), and D(-1, 5)

Beam Beam electronics Block diagram disc gated disc gate disc gated

DAILY QUESTION October 1, 2008

. '. '. I;.,, - - "!' - -·-·,Ii '.....,,......, -,

continued on next slide

I have… I have… Who has 3:40? Who has 12:20? I have… I have…

Quadratic Graphs – Plotting – Demonstration

continued on next slide

Presentation transcript:

Belle II numbering x y z x y z

Electronics mapping (rawdata) row: carrier level, 0-3. column: daughter card slot, 0-3. channel: channel on ASIC, 0-7. row 0 row 1 row 2 row 3 col 3col 2col 1col channel This mapping is checked by using test pulse on front-back board. (For all modules.) SCROD bottom. x y z Coordinate of Belle II

Electronics mapping (Belle II) pmt ch pmt = row/2 x 16 – col + mod x ch = 1 (if channel = 7), 2 (if channel = 5), … (mod = module ID 0-3) (Example for module 0.) SCROD bottom. x y z Coordinate of Belle II

Electronics mapping (beam test ’11) pmt ch (Example for module 0.) pmt = row/2 x 12 – col + mod x ch = 1 (if channel = 7), 2 (if channel = 5), … (mod = module ID 0-3) SCROD bottom. x y z Coordinate of Belle II

Electronics mapping (beam test ’11) Module Module 1Module 2 Module ID is used just for identifying modules (used in raw-data level and not used in final ROOT files) PMT ID Channel ID SCROD bottom. x y z Coordinate of Belle II

Backup slides

Electronics mapping (a natural transition) pmt ch pmt = row/2 + col. ch = row%2 x 8 + channel. (For all modules.) SCROD bottom. x y z Coordinate of Belle II

Dead channels (module 0) z of Belle II SCROD bottom. Checked by using test pulse to front-back board. Nov. 2011

Dead channels (module 1) z of Belle II SCROD bottom. Checked by using test pulse to front-back board. Nov. 2011

Dead channels (module 2) We could not read data so far. Nov. 2011