Chapter 6 สถาปัตยกรรมไมโครโพรเซสเซอร์แบบต่างๆ Processor Architectures

Slides:



Advertisements
Similar presentations
Chapter 3 Instruction Set Architecture Advanced Computer Architecture COE 501.
Advertisements

Fall 2012SYSC 5704: Elements of Computer Systems 1 MicroArchitecture Murdocca, Chapter 5 (selected parts) How to read Chapter 5.
1 Lecture 3: Instruction Set Architecture ISA types, register usage, memory addressing, endian and alignment, quantitative evaluation.
RISC / CISC Architecture By: Ramtin Raji Kermani Ramtin Raji Kermani Rayan Arasteh Rayan Arasteh An Introduction to Professor: Mr. Khayami Mr. Khayami.
CSE 340 Computer Architecture Spring 2014 MIPS ISA Review
INTRODUCTION TO THE ARM PROCESSOR – Microprocessor Asst. Prof. Dr. Choopan Rattanapoka and Asst. Prof. Dr. Suphot Chunwiphat.
ΜP rocessor Architectures To : Eng. Ahmad Hassan By: Group 18.
RISC vs CISC CS 3339 Lecture 3.2 Apan Qasem Texas State University Spring 2015 Some slides adopted from Milo Martin at UPenn.
CSE378 ISA evolution1 Evolution of ISA’s ISA’s have changed over computer “generations”. A traditional way to look at ISA complexity encompasses: –Number.
Processor Technology and Architecture
COMP3221: Microprocessors and Embedded Systems Lecture 2: Instruction Set Architecture (ISA) Lecturer: Hui Wu Session.
Chapter XI Reduced Instruction Set Computing (RISC) CS 147 Li-Chuan Fang.
ELEC Fall 05 1 Very- Long Instruction Word (VLIW) Computer Architecture Fan Wang Department of Electrical and Computer Engineering Auburn.
RISC. Rational Behind RISC Few of the complex instructions were used –data movement – 45% –ALU ops – 25% –branching – 30% Cheaper memory VLSI technology.
11/11/05ELEC CISC (Complex Instruction Set Computer) Veeraraghavan Ramamurthy ELEC 6200 Computer Architecture and Design Fall 2005.
Unit -II CPU Organization By- Mr. S. S. Hire. CPU organization.
Processor Organization and Architecture
RISC and CISC. Dec. 2008/Dec. and RISC versus CISC The world of microprocessors and CPUs can be divided into two parts:
AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi © 2011 Pearson Higher Education, Upper Saddle River, NJ All.
RISC:Reduced Instruction Set Computing. Overview What is RISC architecture? How did RISC evolve? How does RISC use instruction pipelining? How does RISC.
Classifying GPR Machines TypeNumber of Operands Memory Operands Examples Register- Register 30 SPARC, MIPS, etc. Register- Memory 21 Intel 80x86, Motorola.
RISC By Ryan Aldana. Agenda Brief Overview of RISC and CISC Features of RISC Instruction Pipeline Register Windowing and renaming Data Conflicts Branch.
1 (Based on text: David A. Patterson & John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 3 rd Ed., Morgan Kaufmann,
Chapter 8 CPU and Memory: Design, Implementation, and Enhancement The Architecture of Computer Hardware and Systems Software: An Information Technology.
What is µP? “An integrated circuit containing … a central processing unit (CPU) and a means to access external memory” -- (Ball 2000)
Chapter 2 Instructions: Language of the Computer Part I.
1 Computer Architecture Part II-B: CPU Instruction Set.
Ted Pedersen – CS 3011 – Chapter 10 1 A brief history of computer architectures CISC – complex instruction set computing –Intel x86, VAX –Evolved from.
RISC and CISC. What is CISC? CISC is an acronym for Complex Instruction Set Computer and are chips that are easy to program and which make efficient use.
Lecture 7: 9/17/2002CS149D Fall CS149D Elements of Computer Science Ayman Abdel-Hamid Department of Computer Science Old Dominion University Lecture.
Differences in ISA Instruction length
66 CHAPTER SYSTEM UNIT. © 2005 The McGraw-Hill Companies, Inc. All Rights Reserved. 1-2 Lecture Objectives System unit components Microprocessors Memory.
MIPS Processor Chapter 12 S. Dandamudi To be used with S. Dandamudi, “Introduction to Assembly Language Programming,” Second Edition, Springer,
ECEG-3202 Computer Architecture and Organization Chapter 7 Reduced Instruction Set Computers.
Fundamental of Computer Architecture By Panyayot Chaikan September 13, 2004.
MICROOCESSORS AND MICROCONTROLLER:
DSP Architectures Additional Slides Professor S. Srinivasan Electrical Engineering Department I.I.T.-Madras, Chennai –
Sean Mathews, Christopher Kiser, Haoxiang Chen. Processor Design Tradeoffs: Instruction Set Design Support useful functions while implementing as efficiently.
The Instruction Set Architecture. Hardware – Software boundary Java Program C Program Ada Program Compiler Instruction Set Architecture Microcode Hardware.
EECS 322 March 18, 2000 RISC - Reduced Instruction Set Computer Reduced Instruction Set Computer  By reducing the number of instructions that a processor.
RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.
The Processor & its components. The CPU The brain. Performs all major calculations. Controls and manages the operations of other components of the computer.
CISC. What is it?  CISC - Complex Instruction Set Computer  CISC is a design philosophy that:  1) uses microcode instruction sets  2) uses larger.
Instruction Set Architectures. Our Progress Done with levels 0 and 1 Seen multiple examples of level 2 Ready for ISA general principles.
Fundamental of Computer Architecture By Panyayot Chaikan ac.th Ocbober 25, 2004.
Addressing modes, memory architecture, interrupt and exception handling, and external I/O. An ISA includes a specification of the set of opcodes (machine.
Computer Architecture & Operations I
Computer Architecture & Operations I
Immediate Addressing Mode
Visit for more Learning Resources
ISA's, Compilers, and Assembly
Overview Introduction General Register Organization Stack Organization
An example of multiplying two numbers A = A * B;
Chapter 1 Fundamentals of Computer Design
Instruction Set Architectures
Computer Architecture
CISC AND RISC SYSTEM Based on instruction set, we broadly classify Computer/microprocessor/microcontroller into CISC and RISC. CISC SYSTEM: COMPLEX INSTRUCTION.
Lecture 2 Microprocessor Overview
Lecture 1 - Introduction
Evolution of ISA’s ISA’s have changed over computer “generations”.
Overheads for Computers as Components 2nd ed.
Introduction to Microprocessor Programming
Evolution of ISA’s ISA’s have changed over computer “generations”.
Evolution of ISA’s ISA’s have changed over computer “generations”.
CPU Structure CPU must:
Lecture 4: Instruction Set Design/Pipelining
Evolution of ISA’s ISA’s have changed over computer “generations”.
Lesson Objectives A note about notes: Aims
Presentation transcript:

Chapter 6 สถาปัตยกรรมไมโครโพรเซสเซอร์แบบต่างๆ Processor Architectures 240-208 Fundamental of Computer Architecture

เนื้อหา Von-Neumann Architecture Harward Architecture CISC(Complex Instruction Set computer) Architecture RISC(Reduced Instruction Set computer) Architecture VLIW(Very Long Instruction Word) Architecture 240-208 Fundamental of Computer Architecture

How to classify processors Categorized by memory organization Von-Neumann architecture Harvard architecture Categorized by instruction type CISC RISC VLIW 240-208 Fundamental of Computer Architecture

Harvard architecture Separate memory into 2 types Program memory Data memory Used in MCS-51, MIPS etc. 240-208 Fundamental of Computer Architecture

Harvard architecture 240-208 Fundamental of Computer Architecture

Harvard Architecture 240-208 Fundamental of Computer Architecture From http://www.ee.nmt.edu/~rison/ee308_spr00/supp/000119/harvard.gif 240-208 Fundamental of Computer Architecture

Von-Neumann architecture Combine program and data in 1 chunk of memory Example : 80x86 architecture 240-208 Fundamental of Computer Architecture

Von-Neumann architecture 240-208 Fundamental of Computer Architecture

Von-Neumann architecture From http://www.ee.nmt.edu/~rison/ee308_spr00/supp/000119/princeton.gif 240-208 Fundamental of Computer Architecture

CISC Feature Complex instruction set computer Large number of instructions (~200-300 instructions) Specialized complex instructions Many different addressing modes Variable length instruction format Memory to memory instruction For Example : 68000, 80x86 240-208 Fundamental of Computer Architecture

RISC Feature Reduced instruction set computer Relatively few number of instructions (~50) Basic instructions Relatively few different addressing modes Fixed length instruction format Only load/store instructions can access memory 240-208 Fundamental of Computer Architecture

RISC Feature: continued Large number of registers Hardwired rather than micro-program control For Example : MIPS, Alpha, ARM etc. 240-208 Fundamental of Computer Architecture

RISC vs CISC CISC -- High Code Density Fewer instructions needed to specify the algorithm RISC -- Simpler to Design & Faster to Silicon Higher Performance -- smaller die size Lower power consumption Easier to develop compilers to take advantage of all features 240-208 Fundamental of Computer Architecture

Example of CPU Architectures Intel: 80x86 Motorola: 680x0 Sun : Sparc Silicon Graphics : MIPS HP : PA-RISC IBM: Power PC Compaq: Alpha CISC RISC 240-208 Fundamental of Computer Architecture

VLIW Very Long Instruction Word One instruction contains serveral independent operations that are executed in parallel LOAD R4,R2 ADD R1,R2 OR R5,R2 INVERT R7 1 Instruction LOAD R4,R2 ADD R1,R2 OR R5,R2 INVERT R7 240-208 Fundamental of Computer Architecture

VLIW Processor 240-208 Fundamental of Computer Architecture

VLIW 240-208 Fundamental of Computer Architecture

VLIW Instruction level parallelism rely on the compiler to determine which instruction may be executed in parallel The number of operations in VLIW instruction is equal to the number of execution units in the processor 240-208 Fundamental of Computer Architecture

VLIW : Pros and cons Advantage Disadvantage Simpler and Faster than RISC Disadvantage Incremental in execution unit=> the program must be recompiled 240-208 Fundamental of Computer Architecture

VLIW Widely used in DSP(Digital Signal processing) applications high performance and low cost Less successful in general-purpose computer customers demand software compatibility between generations of a processor 240-208 Fundamental of Computer Architecture

จบ บทที่ 6 240-208 Fundamental of Computer Architecture