Advanced Digital Circuits ECET 146 Week 9 Professor Iskandar Hack ET 221B, 481-5733

Slides:



Advertisements
Similar presentations
Switch code for Lab 4.2 switch (input) { /* input is a variable that we will test. */ case 'M': printf("The prefix is equal to 1E6.\n"); break; case 'k':
Advertisements

Finite State Machine Continued
CS1Q Computer Systems Lecture 12 Simon Gay. Lecture 12CS1Q Computer Systems - Simon Gay 2 Design of Sequential Circuits The systematic design of sequential.
Lab7: Introduction to Arduino
L7 – Derivation of State Graphs and Tables – Moore Machines.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
1 Review: Counters and Registers CS 231 Review October 26, 2007 By Joshua Smith Please note the NOTES in the PPT file for help with the examples.
ECE 331 – Digital System Design
The Control Unit: Sequencing the Processor Control Unit: –provides control signals that activate the various microoperations in the datapath the select.
4/10/20081 Lab 9 RT methodology introduction Register operations Data Path Control Path ASM Example TA: Jorge Crichigno.
Logic and Computer Design Fundamentals Registers and Counters
Finite State Machines Control Circuits Example: Vending Machine Takes only quarters and dollar bills Won't hold more than $1.00 Sodas cost $.75 Possible.
ECE 331 – Digital System Design Sequential Circuit Design (Lecture #23) The slides included herein were taken from the materials accompanying Fundamentals.
1 Lab Session-III CSIT-120 Spring 2001 Revising Previous session Data input and output While loop Exercise Limits and Bounds GOTO SLIDE 13 Lab session.
A.Abhari CPS2131 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers:
Sequential circuit design
1 Sequential Circuits Registers and Counters. 2 Master Slave Flip Flops.
Flip-Flop Applications
EE345: Introduction to Microcontrollers Register and Counters Prof. Ahmad Abu-El-Haija.
Advanced FPGA Based System Design Lecture-9 & 10 VHDL Sequential Code By: Dr Imtiaz Hussain 1.
State Machine Design State Machine Design Digital Electronics
Advanced Digital Circuits ECET 146 Week 3 Professor Iskandar Hack ET 221B,
CHAPTER 7-1 SOLVING SYSTEM OF EQUATIONS. WARM UP  Graph the following linear functions:  Y = 2x + 2  Y = 1/2x – 3  Y = -x - 1.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 17 Design a clock synchronous sequential circuit with two inputs A, B and a single.
1 Lab Session-III CSIT-120 Fall 2000 Revising Previous session Data input and output While loop Exercise Limits and Bounds Session III-B (starts on slide.
Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.
Advanced Digital Circuits ECET 146 Week 7 Professor Iskandar Hack ET 221B,
Circuit, State Diagram, State Table
Rabie A. Ramadan Lecture 3
State Machines.
Advanced Digital Circuits ECET 146 Week 5 Professor Iskandar Hack ET 221G, Me as I typed this slides.
Advanced Digital Circuits ECET 146 Week 4 Professor Iskandar Hack ET 221G,
Advanced Digital Circuits ECET 146 Week 5 Professor Iskandar Hack ET 221B,
Advanced Digital Circuits ECET 146 Week 2 Professor Iskandar Hack ET 221B,
Functions. Warm Up Solve each equation. 1.2x – 6 = x = X + 29 = x – 5 – 4x = 17 x = 14 x = - 7 x = -15 x = 11.
Advanced Digital Circuits ECET 146 Week 9 Professor Iskandar Hack ET 221G,
9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis.
Advanced Digital Circuits ECET 146 Week 6 Professor Iskandar Hack ET 221G, Me as I typed this slides.
Nitro New Program Training December 1, Nitro bridges the gap between compact basic dispensers and large feature full dispensers too bulky for smaller.
1 ENGG 1015 Tutorial Digital Logic (II) (70 pages) 15 Oct Learning Objectives  Learn about Boolean Algebra (SoP/PoS, DrMorgan's Theorem, simplification),
3.6 Solving Absolute Value Equations and Inequalities
DLD Lecture 26 Finite State Machine Design Procedure.
1 Finite State Machines (FSMs) Now that we understand sequential circuits, we can use them to build: Synchronous (Clocked) Finite State Machines Finite.
3.7 Absolute value DAY 2. Solve for x----no notes on this slide (just watch). |x| = 5 |x + 2| = 5 x = 5 or x = -5 x + 2 = 5 or x + 2 = -5 x =
Homework #2: Functions and Arrays By J. H. Wang Mar. 20, 2012.
CS1Q Computer Systems Lecture 11 Simon Gay. Lecture 11CS1Q Computer Systems - Simon Gay 2 The D FlipFlop The RS flipflop stores one bit of information.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Digital System Design using VHDL
CEC 220 Digital Circuit Design Sequence Detector Design Wednesday, April 01 CEC 220 Digital Circuit Design Slide 1 of 11.
Introduction ELEC 418 Advanced Digital Systems Dr. Ron Hayne Images Courtesy of Thomson Engineering.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
ASM Charts. Outline  ASM Charts Components of ASM Charts ASM Charts: An Example  Register Operations  Timing in ASM Charts  ASM Charts => Digital.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
State Machine Design State Machine Design Digital Electronics
BYU CS/ECEn 124Lab 2 - FSM Lab1 Lab 2 – Finite State Machine Using the Digital State Machine Simulator, create five different machine configuration files.
5.3 Sequential Circuits - An Introduction to Informatics WMN Lab. Hey-Jin Lee.
1 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers: parallel and.
Counters Next, we’ll look at different kinds of counters and discuss how to build them. These are not only examples of sequential analysis and design,
FLIPPED CLASSROOM ACTIVITY CONSTRUCTOR
Instructor: Alexander Stoytchev
ECE 434 Advanced Digital System L13
Assignment 1.
State Machine Design State Machine Design Digital Electronics
Counters Next, we’ll look at different kinds of counters and discuss how to build them. These are not only examples of sequential analysis and design,
Quadratic Systems. What you’ll learn
Lecture 20 Logistics Last lecture Today Graded HW back today
Lecture 20 Logistics Last lecture Today HW6 due Wednesday
EGR 2131 Unit 12 Synchronous Sequential Circuits
Counters Next, we’ll look at different kinds of counters and discuss how to build them. These are not only examples of sequential analysis and design,
Finite State Machine Continued
Presentation transcript:

Advanced Digital Circuits ECET 146 Week 9 Professor Iskandar Hack ET 221B,

This Week’s Goals Assignment of short project – without specific instructions on completing project. Goal of this project is to force the student to review all of the previous labs and examples to determine a way to solve the design problem. This is the last lab prior to the final project, so consider this lab a warm up to the final project. Thus the amount of guidance provided for this lab will be minimal. The TA and myself will only answer specific questions and aid in determining the source of errors. But the student is expected to do this lab pretty much without guidance.

Vending Machine Specification You will design the simplest (and probably the least practical) vending machine on the planet. This Vending machine will only accept quarters and dispense only one product, we’ll call it ECET-Cola. The cost of the product of ECET-Cola is one dollar or 4-quarters After receiving four quarters the Vending Machine will take the dispense signal high for one clock cycle The Vending Machine will also have a refund mode – that will take the refund signal high for the number of clock cycles that equate to the number of quarters entered After either vending or dispensing a can of ECET-Cola the vending machine will return to the idle mode The next slide shows a possible bubble graph, but there are other solutions

Vending Machine Bubble Graph

Report Requirements Simulate the machine’s operation, but you do not have to implement in hardware. You do not need to ‘demonstrate’ this project only turn in the report. Turn in a ‘short or informal lab’ report. That is only the design files and a COMPLETE simulation. The simulation should cover the situations that both product is vended and several refund scenarios.

Some Hints In state the transition from states S0, S1, S2, and S3 to the next state increment the count to keep track of the number of quarters to refund if the input refund is pressed. You’ll need to use an array of flip-flops for this, look at the earlier example for a counter. Take the output Vend high during the SVEND state and Low during all others. Take the output RETURN high during the SREFUND state and Low during all others. Decrement count each clock cycle during the state SREFUND, and use an IF statement to determine if enough quarters have been refunded.