Chapter1 Fundamental of Computer Design Dr. Bernard Chen Ph.D. University of Central Arkansas.

Slides:



Advertisements
Similar presentations
MULTICORE PROCESSOR TECHNOLOGY.  Introduction  history  Why multi-core ?  What do you mean by multicore?  Multi core architecture  Comparison of.
Advertisements

CMSC 411 Computer Systems Architecture Lecture 1 Computer Architecture at Crossroads Instructor: Anwar Mamat Slides from Alan Sussman, Pete Keleher, Chau-Wen.
Lecture 2: Modern Trends 1. 2 Microprocessor Performance Only 7% improvement in memory performance every year! 50% improvement in microprocessor performance.
1 ECE 570– Advanced Computer Architecture Dr. Patrick Chiang Winter 2013 Tues/Thurs 2-4PMPM.
1 Copyright © 2012, Elsevier Inc. All rights reserved. Chapter 1 Fundamentals of Quantitative Design and Analysis Computer Architecture A Quantitative.
Introduction What is Parallel Algorithms? Why Parallel Algorithms? Evolution and Convergence of Parallel Algorithms Fundamental Design Issues.
1 Pipelining for Multi- Core Architectures. 2 Multi-Core Technology Single Core Dual CoreMulti-Core + Cache + Cache Core 4 or more cores.
CIS 314 : Computer Organization Lecture 1 – Introduction.
CPE 731 Advanced Computer Architecture Multiprocessor Introduction
1 Lecture 1: CS/ECE 3810 Introduction Today’s topics:  logistics  why computer organization is important  modern trends.
Chapter 1 Sections 1.1 – 1.3 Dr. Iyad F. Jafar Introduction.
Single-Chip Multi-Processors (CMP) PRADEEP DANDAMUDI 1 ELEC , Fall 08.
1 Copyright © 2012, Elsevier Inc. All rights reserved. Chapter 1 Fundamentals of Quantitative Design and Analysis Computer Architecture A Quantitative.
Joram Benham April 2,  Introduction  Motivation  Multicore Processors  Overview, CELL  Advantages of CMPs  Throughput, Latency  Challenges.
Chapter1 Fundamental of Computer Design Dr. Bernard Chen Ph.D. University of Central Arkansas Fall 2010.
Lecture 2: Fundamentals of Computer Design Kai Bu
8 – Simultaneous Multithreading. 2 Review from Last Time Limits to ILP (power efficiency, compilers, dependencies …) seem to limit to 3 to 6 issue for.
Computer Architecture- 1 Ping-Liang Lai ( 賴秉樑 ) Chapter 1 Fundamentals of Computer Design Computer Architecture 計算機結構.
Lecture 03: Fundamentals of Computer Design - Trends and Performance Kai Bu
Lecture 02: Fundamentals of Computer Design - Basics Kai Bu
Last Time Performance Analysis It’s all relative
1 Lecture 1: CS/ECE 3810 Introduction Today’s topics:  Why computer organization is important  Logistics  Modern trends.
Multi-Core Architectures
CS 6461: Computer Architecture Fall 2013 History and Trends Instructor: Morris Lancaster.
Computer Architecture II CSC/CPE 315 Where software and hardware finally meet Prof. Franklin Chapter 1 – Fabrication.
CS/ECE 3330 Computer Architecture Kim Hazelwood Fall 2009.
1 Computer Architecture Research Overview Rajeev Balasubramonian School of Computing, University of Utah
1 Recap (from Previous Lecture). 2 Computer Architecture Computer Architecture involves 3 inter- related components – Instruction set architecture (ISA):
The University of Adelaide, School of Computer Science
1 CS/EE 6810: Computer Architecture Class format:  Most lectures on YouTube *BEFORE* class  Use class time for discussions, clarifications, problem-solving,
C OMPUTER O RGANIZATION AND D ESIGN The Hardware/Software Interface 5 th Edition Chapter 1 Computer Abstractions and Technology Sections 1.5 – 1.11.
Chapter 1 — Computer Abstractions and Technology — 1 Understanding Performance Algorithm Determines number of operations executed Programming language,
Advanced Computer Architecture Fundamental of Computer Design Instruction Set Principles and Examples Pipelining:Basic and Intermediate Concepts Memory.
Computer Organization and Design Computer Abstractions and Technology
Computer Architecture Lec 1 - Introduction. 01/19/10Lec 01-intro 2 Outline Computer Science at a Crossroads Computer Architecture v. Instruction Set Arch.
Computer Engineering Rabie A. Ramadan Lecture 1. 2 Welcome Back.
Chapter 1 Performance & Technology Trends Read Sections 1.5, 1.6, and 1.8.
Exam1 Review Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2010.
Computer Organization & Assembly Language © by DR. M. Amer.
Introduction.  This course is all about how computers work  But what do we mean by a computer?  Different types: desktop, servers, embedded devices.
 Introduction to SUN SPARC  What is CISC?  History: CISC  Advantages of CISC  Disadvantages of CISC  RISC vs CISC  Features of SUN SPARC  Architecture.
Multi-core processors. 2 Processor development till 2004 Out-of-order Instruction scheduling Out-of-order Instruction scheduling.
MULTICORE PROCESSOR TECHNOLOGY.  Introduction  history  Why multi-core ?  What do you mean by multicore?  Multi core architecture  Comparison of.
1 Introduction Outline Computer Science at a Crossroads Computer Architecture v. Instruction Set Arch. What Computer Architecture brings to table.
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /03/2013 Lecture 3: Computer Performance Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE.
Exam1 Review Dr. Bernard Chen Ph.D. University of Central Arkansas.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO Session 3 Computer Evolution.
BCS361: Computer Architecture I/O Devices. 2 Input/Output CPU Cache Bus MemoryDiskNetworkUSBDVD …
Computer Organization Yasser F. O. Mohammad 1. 2 Lecture 1: Introduction Today’s topics:  Why computer organization is important  Logistics  Modern.
Chapter 1 — Computer Abstractions and Technology — 1 Uniprocessor Performance Constrained by power, instruction-level parallelism, memory latency.
Hardware Trends CSE451 Andrew Whitaker. Motivation Hardware moves quickly OS code tends to stick around for a while “System building” extends way beyond.
Lecture 1: Introduction CprE 585 Advanced Computer Architecture, Fall 2004 Zhao Zhang.
Hardware Trends CSE451 Andrew Whitaker. Motivation Hardware moves quickly OS code tends to stick around for a while “System building” extends way beyond.
CS203 – Advanced Computer Architecture
Feeding Parallel Machines – Any Silver Bullets? Novica Nosović ETF Sarajevo 8th Workshop “Software Engineering Education and Reverse Engineering” Durres,
Lynn Choi School of Electrical Engineering
Chapter1 Fundamental of Computer Design
Morgan Kaufmann Publishers
Architecture & Organization 1
CS775: Computer Architecture
Computer Architecture
Architecture & Organization 1
CS/EE 6810: Computer Architecture
Chapter 1 Fundamentals of Computer Design
Constructing a system with multiple computers or processors
Chapter 1 Introduction.
The University of Adelaide, School of Computer Science
8 – Simultaneous Multithreading
The University of Adelaide, School of Computer Science
Utsunomiya University
Presentation transcript:

Chapter1 Fundamental of Computer Design Dr. Bernard Chen Ph.D. University of Central Arkansas

Outline Computer Science at a Crossroads Defining Computer Architecture Trend in Technology and Cost

Computer Science at a Crossroads Computer technology has made incredible progress in the roughly 60 years. A better personal computer (< $500) with faster processor, more main memory, and more storage can be bought than a super computer cost for 1M in 1985 However…

Computer Science at a Crossroads “Power wall” Triple hurdles of maximum power dissipation of air-cooled chips

Computer Science at a Crossroads “ILP wall” Little instruction-level parallelism left to exploit efficiently

Computer Science at a Crossroads “Memory wall” Almost unchanged memory latency

Computer Science at a Crossroads Old Conventional Wisdom : Uniprocessor performance 2X / 1.5 yrs New Conventional Wisdom : Power Wall + ILP Wall + Memory Wall = Brick Wall Uniprocessor performance now 2X / 5(?) yrs

Computer Science at a Crossroads

Indeed, in 2004 INTEL canceled its high-performance uniprocessor projects and joined IBM and Sun in declaring that the road to higher performance would via multiple processors per chip rather than via faster uniprocessors “We are dedicating all of our future product development to multicore designs. … This is a sea change in computing” Paul Otellini, President, Intel (2004)

Computer Science at a Crossroads Difference is all microprocessor companies switch to multiprocessors (AMD, Intel, IBM, Sun; all new Apples 2 CPUs)  Biggest programming challenge: 1 to 2 CPUs This signals a historic switch from instruction-level parallelism (ILP) to thread-level parallelism (TLP) and data-level parallelism (DLP)

Problems with Sea Change Algorithms, Programming Languages, Compilers, Operating Systems, Architectures, Libraries, (EVERYTHING!!) … not ready to supply Thread Level Parallelism or Data Level Parallelism for CPUs

Problems with Sea Change Unlike Instruction Level Parallelism, cannot be solved by just by computer architects and compiler writers alone, but also cannot be solved without participation of computer architects The 4 th Edition of textbook Computer Architecture: A Quantitative Approach explores shift from Instruction Level Parallelism to Thread Level Parallelism / Data Level Parallelism

Outline Computer Science at a Crossroads Defining Computer Architecture Trend in Technology and Cost

Defining Computer Architecture The task of computer designer: Determine what attributes are important for a new computer, then design a computer to maximize performance while staying within cost, power, and availability constrains

Defining Computer Architecture This task has many aspects: Instruction set design Functional organization Logic design And implementation Also, Integrate circuit design Packaging Power Cooling AND Optimization, including a lot of technologies (complier, OS…)

Defining Computer Architecture In the past, the term computer architecture often referred only to instruction set design Other aspects of computer design were called implementation, often assuming that implementation is uninteresting or less challenging Of course, it is wrong for today’s trend

Instruction Set Design (ISD) Instruction set servers as the boundary between software and hardware ISD include Class Memory addressing Address mode Operations …and more

Instruction code format Instruction code format with two parts : Op. Code + Address Op. Code : specify 16 possible operations(4 bits) Address : specify the address of an operand(12 bits) If an operation in an instruction code does not need an operand from memory, the rest of the bits in the instruction(address field) can be used for other purpose Op. Code Address instruction data Not an instruction

Defining Computer Architecture We will have a complete introduction to this part. (Some examples in the next two slides) Architect’s job much more than instruction set design; technical hurdles today more challenging than those in instruction set design

Outline Computer Science at a Crossroads Defining Computer Architecture Trend in Technology and Cost

Trends in Technology To evaluate a computer, designer must be aware of rapid changes in implementation technology Integrated circuit logic: transistor density increase by about 35% per year Increase in die size is ranging from 10% to 20% per year The combined effect is a growth rate in transistor count on a chip is about 40%~55% per year

Trends in Technology DRAM (dynamic random-access memory): Capacity increases by about 40% per year, doubling roughly every two years Magnetic disk technology Before 1990: 30% per year, doubling in 3 years 1996~2004: from 60% to 100% increase per year After 2004: drop back to 30% per year Despite this roller coaster of rates of improvement, it is still times cheaper than DRAM

Intel Pentium4 and Pentium M price over time

The most recent introductions will continue to decrease until they reach similar price to the lowest-cost parts available in 2005 ($200) Such price decreases assume a competitive environment (Data Courtesy of Microprocessor Report, May 2005)

Cost of an Integrated Circuit Cost of integrated circuit= Cost of die + Cost of testing die + Cost of packaging and final test Final test yield In this section, we focus on cost of dies

Cost of an Integrated Circuit Cost of die = Cost of wafer / (Dies per wafer * Die yield) Learning how to predict the number of good chips per wafer requires first learning how many dies fit on a wafer

Cost of an Integrated Circuit This 300 mm wafer contains 117 AMD chips

Cost of an Integrated Circuit