Binocular Bilateral Controller: A Hardware Fault Tolerant Implementation Marylène Audet March 2001 VLSI Testing.

Slides:



Advertisements
Similar presentations
Survey of Detection, Diagnosis, and Fault Tolerance Methods in FPGAs
Advertisements

Verilog HDL -Introduction
Reliable Data Processor in VLSI
Give qualifications of instructors: DAP
CMP238: Projeto e Teste de Sistemas VLSI Marcelo Lubaszewski Aula 2 - Teste PPGC - UFRGS 2005/I.
Fault-Tolerant Systems Design Part 1.
ICAP CONTROLLER FOR HIGH-RELIABLE INTERNAL SCRUBBING Quinn Martin Steven Fingulin.
A Highly Reliable Fault-Tolerant Microprocessor System for Industrial Process Control 組員: 廖志偉 蔡鴻年.
Copyright 2007 Koren & Krishna, Morgan-Kaufman Part.1.1 FAULT TOLERANT SYSTEMS Part 1 - Introduction.
6.375 Project Arthur Chang Omid Salehi-Abari Sung Sik Woo May 11, 2011
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
3. Hardware Redundancy Reliable System Design 2010 by: Amir M. Rahmani.
Self-Checking Circuits
Fault Detection in a HW/SW CoDesign Environment Prepared by A. Gaye Soykök.
NATW 2008 Using Implications for Online Error Detection Nuno Alves, Jennifer Dworak, R. Iris Bahar Division of Engineering Brown University Providence,
Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding
1/28 ECE th May 2014 H ardware Implementation of Self-checking circuits on FPGA Project Team #1 Chandru Loganathan Sakshi Gupta Vignesh Chandrasekaran.
CS 151 Digital Systems Design Lecture 37 Register Transfer Level
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
1 Chapter Fault Tolerant Design of Digital Systems.
Build-In Self-Test of FPGA Interconnect Delay Faults Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University.
7. Fault Tolerance Through Dynamic or Standby Redundancy 7.5 Forward Recovery Systems Upon the detection of a failure, the system discards the current.
TOPIC : Introduction to BIST and types of BIST
1 Error Detecting Adder Yugandhar Asmath Saikiran Vodela Pavan Polum Puneet Shrivastava Advisor: Dr. David W Parent 8 th May 2006.
Low power architecture and HDL coding practices for on-board hardware applications Kaushal D. Buch ASIC Engineer, eInfochips Ltd., Ahmedabad, India
1 Fault-Tolerant Computing Systems #2 Hardware Fault Tolerance Pattara Leelaprute Computer Engineering Department Kasetsart University
DIGITAL COMPONENTS By Sohaib.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Fault Modeling.
N-Tier Client/Server Architectures Chapter 4 Server - RAID Copyright 2002, Dr. Ken Hoganson All rights reserved. OS Kernel Concept RAID – Redundant Array.
1 Fault Tolerance in the Nonstop Cyclone System By Scott Chan Robert Jardine Presented by Phuc Nguyen.
Unit V Fault Diagnosis.
IBM S/390 Parallel Enterprise Server G5 fault tolerance: A historical perspective by L. Spainhower & T.A. Gregg Presented by Mahmut Yilmaz.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Using co-design techniques to increase the reliability of the Electronic control System for a Multilevel Power Converter Javier C. Brook, Francisco J.
1 Nasser Alsaedi. The ultimate goal for any computer system design are reliable execution of task and on time delivery of service. To increase system.
Karan Maini and Sriharsha Yerramalla ECE 753 Project #10 May 1, 2014 Tool for Customizing Fault Tolerance in a System.
Fault-Tolerant Systems Design Part 1.
European Test Symposium, May 28, 2008 Nuno Alves, Jennifer Dworak, and R. Iris Bahar Division of Engineering Brown University Providence, RI Kundan.
SENG521 (Fall SENG 521 Software Reliability & Testing Fault Tolerant Software Systems: Techniques (Part 4b) Department of Electrical.
Synthesis Of Fault Tolerant Circuits For FSMs & RAMs Rajiv Garg Pradish Mathews Darren Zacher.
CprE 458/558: Real-Time Systems
FTC (DS) - V - TT - 0 HUMBOLDT-UNIVERSITÄT ZU BERLIN INSTITUT FÜR INFORMATIK DEPENDABLE SYSTEMS Vorlesung 5 FAULT RECOVERY AND TOLERANCE TECHNIQUES (SYSTEM.
Fault-Tolerant Systems Design Part 1.
Lopamudra Kundu Reg. No. : of Roll No.:- 91/RPE/ Koushik Basak
1 Taxonomy and Trends Dan Siewiorek Carnegie Mellon University June 2012.
2011/IX/27SEU protection insertion in Verilog for the ABCN project 1 Filipe Sousa Francis Anghinolfi.
Detecting Errors Using Multi-Cycle Invariance Information Nuno Alves, Jennifer Dworak, and R. Iris Bahar Division of Engineering Brown University Providence,
1 Copyright  2001 Pao-Ann Hsiung SW HW Module Outline l Introduction l Unified HW/SW Representations l HW/SW Partitioning Techniques l Integrated HW/SW.
D_160 / MAPLD Burke 1 Fault Tolerant State Machines Gary Burke, Stephanie Taft Jet Propulsion Laboratory, California Institute of Technology.
Hrushikesh Chavan Younggyun Cho Structural Fault Tolerance for SOC.
Evaluating Logic Resources Utilization in an FPGA-Based TMR CPU
In-Place Decomposition for Robustness in FPGA Ju-Yueh Lee, Zhe Feng, and Lei He Electrical Engineering Dept., UCLA Presented by Ju-Yueh Lee Address comments.
VLSI Test Symposium, 2011 Nuno Alves, Yiwen Shi, and R. Iris Bahar School of Engineering, Brown University, Providence, RI Jennifer Dworak Department of.
Middleware for Fault Tolerant Applications Lihua Xu and Sheng Liu Jun, 05, 2003.
Silicon Programming--Testing1 Completing a successful project (introduction) Design for testability.
Self-Checking Circuits
Introduction Introduction to VHDL Entities Signals Data & Scalar Types
VLSI Testing Lecture 6: Fault Simulation
Fault Tolerance In Operating System
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES
VLSI Testing Lecture 6: Fault Simulation
ELEC Digital Logic Circuits Fall 2014 Logic Testing (Chapter 12)
Sequential circuits and Digital System Reliability
Design of a ‘Single Event Effect’ Mitigation Technique for Reconfigurable Architectures SAJID BALOCH Prof. Dr. T. Arslan1,2 Dr.Adrian Stoica3.
COP 5611 Operating Systems Spring 2010
RECONFIGURABLE NETWORK ON CHIP ARCHITECTURE FOR AEROSPACE APPLICATIONS
Hardware Assisted Fault Tolerance Using Reconfigurable Logic
Fault Tolerance Techniques of The Boeing 777
Seminar on Enterprise Software
Presentation transcript:

Binocular Bilateral Controller: A Hardware Fault Tolerant Implementation Marylène Audet March 2001 VLSI Testing

Agenda Goals The Binocular Controller Fault-Tolerant Designs Conclusion

Goals Implement a binocular controller using eye movements model Design a fault-tolerant system Simulate and test the controller

The Binocular Controller Conjugate Component (E C ) : average direction in which eyes are pointed Vergence Component (E V ) : angle subtended by two lines of sight EC = 1/2 (E R - E L ) EV = (E R +E L )

The Binocular Controller (2)

The Binocular Controller (3)

The Binocular Controller (5) Digital Implementation requires delay insertion Slow Clock (order of KHz) 12-bit digitized Inputs All parameters shall be programmable via a CPU or switches Target technology is FPGA (Xilinx) Ref: “Binocular Coordination Providing Stable Tracking and Rapid Reorientation Using A Bilateral Controller Inspired By Nature”, Ross Wagner,PHD Thesis, McGill University, 1997 FOR MORE INFO...

Fault-Tolerant Designs Introduction MTBF Triple Modular Redundancy Self Purging Techniques Sift-Out Modular Redundancy Rollback Implementation or Time Redundancy Berger and Weight-Based Codes

Fault-Tolerant Designs (2) Fault-tolerant Design are used in the Military and Aerospace, Medical, Banking, etc. industries Deep-submicron technology: compensates low yields. Goal: Very High Reliability measured using MTBF evaluations. Uses Concurrent Built-In Self-Test and Redundancy Techniques.

MTBF MTBF: Mean-Time Between Failures For example: –Processor of 100 Million Instruction Per Seconds (100 MIPS) –Reliabiltiy Factor R(t) = (0.9) 12 -> 1 Failure/10 12 Events –MTBF = (10 12 ) * (10 -8 ) = Seconds ~ 2.7 Hours

Triple Modular Redundancy As good as its Voter Voter must be Totally Self-Checking Redundancy cannot be tested off line -> must have a way of disabling the redundant circuit High Area Cost Module Partitioning

Self-Purging and Sift-Out Self-Purging: Remove Faulty Path by Comparing –Problem: may require an exterrnal arbiter if there is a tie –Requires feedback from Voter Sift-Out: all decision done by controller but Voter is free from controller.

Rollback Implementation Basics: Checkpoints exists to fall-back Must have a state diagram detecting permanent faults Checker can be any encoder

Error Coding Techniques Concurrent Checking / on-line. Checker detects 1->0 and 0-> 1 Transitions Errors. Checkbits can be positional (Hamming) / non-positional (Berger) within the output vector Can assign a “weight” to each output.

Conclusion Design Partitioning for Modular Redundancy: Adders and Multipliers Checking Algorithm for Sift-Out Implementation Verify against analog counterpart.