Tier 1 Breakout Topics How to study a 100,000-core system (yes that is 100K) using RAMP technologies? Krste What "great" research questions can RAMP help.

Slides:



Advertisements
Similar presentations
Emmett Witchel Krste Asanović MIT Lab for Computer Science Hardware Works, Software Doesn’t: Enforcing Modularity with Mondriaan Memory Protection.
Advertisements

ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
© Chinese University, CSE Dept. Software Engineering / Software Engineering Topic 1: Software Engineering: A Preview Your Name: ____________________.
SCD in Horizon 2020 Ian Collier RAL Tier 1 GridPP 33, Ambleside, August 22 nd 2014.
Modeling and Simulation for Architecture: Breakout Arun R. Krste A. Dave M. Doe H.Y. Derek C. Lizy J. Kevin L. Dean K. Karen B. Shekhar B. Mike P. Chris.
LOGO HW/SW Co-Verification -- Mentor Graphics® Seamless CVE By: Getao Liang March, 2006.
May 31, 2007PRESTO Workhop (Princeton, NJ) PRESTO workshop discussion notes Henning Schulzrinne Columbia University.
What Great Research ?s Can RAMP Help Answer? What Are RAMP’s Grand Challenges ?
1 Breakout thoughts (compiled with N. Carter): Where will RAMP be in 3-5 Years (What is RAMP, where is it going?) Is it still RAMP if it is mapping onto.
The Architecture of Transaction Processing Systems
Students:Gilad Goldman Lior Kamran Supervisor:Mony Orbach Part A Presentation Network Sniffer.
Murali Vijayaraghavan MIT Computer Science and Artificial Intelligence Laboratory RAMP Retreat, UC Berkeley, January 11, 2007 A Shared.
Hardware accelerator for PPC microprocessor By: Instructor: Kopitman Reem Fiksman Evgeny Stolberg Dmitri.
Evolution of Digital-Design: Past, Present, and Future Design & Co-design of Embedded Systems Maziar Goudarzi.
1 RAMP Infrastructure Krste Asanovic UC Berkeley RAMP Tutorial, ISCA/FCRC, San Diego June 10, 2007.
1 RAMP Breakout 1 Question 3 What are the standard distribution target machines? In what form should they be distributed? or What kind of infrastructure.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
Slide 3-1 Copyright © 2004 Pearson Education, Inc. Operating Systems: A Modern Perspective, Chapter 3 Operating System Organization.
Slide 3-1 Copyright © 2004 Pearson Education, Inc. Operating Systems: A Modern Perspective, Chapter 3.
INTRODUCTION TO CLOUD COMPUTING Cs 595 Lecture 5 2/11/2015.
Efficient Hardware dependant Software (HdS) Generation using SW Development Platforms Frédéric ROUSSEAU CASTNESS‘07 Computer Architectures and Software.
Virtualization Virtualization is the creation of substitutes for real resources – abstraction of real resources Users/Applications are typically unaware.
Verification and Performance Estimation Environment for 3D Graphics Geometry Acceleration System Young-Su Kwon.
Lecture 13 Introduction to Embedded Systems Graduate Computer Architecture Fall 2005 Shih-Hao Hung Dept. of Computer Science and Information Engineering.
Eric Keller, Evan Green Princeton University PRESTO /22/08 Virtualizing the Data Plane Through Source Code Merging.
Computer Science Open Research Questions Adversary models –Define/Formalize adversary models Need to incorporate characteristics of new technologies and.
CS 390- Unix Programming Environment CS 390 Unix Programming Environment Topics to be covered: Distributed Computing Fundamentals.
Programming Models & Runtime Systems Breakout Report MICS PI Meeting, June 27, 2002.
Software-Defined Networking - Attributes, candidate approaches, and use cases - MK. Shin, ETRI M. Hoffmann, NSN.
1 Course Title: Visual Basic Programming Topic: Introduction to programming Languages (Visual basic 6.0) Lecturer: Mahamud Ahmed Jimale, BsIT, MsCs, CCNA,
IEEE ICECS 2010 SysPy: Using Python for processor-centric SoC design Evangelos Logaras Elias S. Manolakos {evlog, Department of Informatics.
Topic 1Topic 2Topic 3Topic 4Topic
INFS 6225 Object-Oriented Systems Analysis & Design Chapter 11: Physical Architecture Layer Design.
Using Virtual Servers for the CERN Windows infrastructure Emmanuel Ormancey, Alberto Pace CERN, Information Technology Department.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Mahapatra-Texas A&M-Fall'001 How to plan on project work? An attempt to consolidate your thought to gear up project activities.
Breakout Session 3 Stack of adaptive systems (with a view on self-adaptation)
Introduction to Computer Organization
Verification and Performance Estimation Environment for 3D Graphics Geometry Acceleration System Young-Su Kwon.
Chapter 3 Operating System Organization
Design Flow: HW vs. SW Yilin Huang Overview Software: features and flexibility Hardware: performance Designs have different focuses.
CENTRAL PROCESSING UNIT. CPU Does the actual processing in the computer. A single chip called a microprocessor. Composed of an arithmetic and logic unit.
Data Center & Large-Scale Systems (updated) Luis Ceze, Bill Feiereisen, Krishna Kant, Richard Murphy, Onur Mutlu, Anand Sivasubramanian, Christos Kozyrakis.
Software Engineering Chapter: Computer Aided Software Engineering 1 Chapter : Computer Aided Software Engineering.
SOFTWARE DEFINED NETWORKING/OPENFLOW: A PATH TO PROGRAMMABLE NETWORKS April 23, 2012 © Brocade Communications Systems, Inc.
Lecture 4 Page 1 CS 111 Online Modularity and Virtualization CS 111 On-Line MS Program Operating Systems Peter Reiher.
3/12/07CS Visit Days1 A Sea Change in Processor Design Uniprocessor SpecInt Performance: From Hennessy and Patterson, Computer Architecture: A Quantitative.
ISCUG Keynote May 2008 Acknowledgements to the TI-Nokia ESL forum (held Jan 2007) and to James Aldis, TI and OSCI TLM WG Chair 1 SystemC: Untapped Value.
April 15, 2013 Atul Kwatra Principal Engineer Intel Corporation Hardware/Software Co-design using SystemC/TLM – Challenges & Opportunities ISCUG ’13.
Breakout 1: OS and VM discussion
System-on-Chip Design
Modularity Most useful abstractions an OS wants to offer can’t be directly realized by hardware Modularity is one technique the OS uses to provide better.
Dynamo: A Runtime Codesign Environment
Virtualization Virtualization is the creation of substitutes for real resources – abstraction of real resources Users/Applications are typically unaware.
SNS Status Report Karen S. White 10/15/08.
A451 Theory – 7 Programming 7A, B - Algorithms.
1. 2 VIRTUAL MACHINES By: Satya Prasanna Mallick Reg.No
Derek Chiou The University of Texas at Austin
IP – Based Design Methodology
Virtualization Virtualization is the creation of substitutes for real resources – abstraction of real resources Users/Applications are typically unaware.
CS 31006: Computer Networks – The Routers
Mach Kernel Kris Ambrose Kris Ambrose 2003.
Introduction to Embedded Systems
B.Ramamurthy Chapter 2 : Appendix
Virtual Platforms Driving Software Quality in Pre-Silicon
Multi Core Processing What is term Multi Core?.
Operating Systems: A Modern Perspective, Chapter 3
CS533 Concepts of Operating Systems Class 6
Virtualization Dr. S. R. Ahmed.
The George Washington University
Presentation transcript:

Tier 1 Breakout Topics How to study a 100,000-core system (yes that is 100K) using RAMP technologies? Krste What "great" research questions can RAMP help answer? What are the RAMP grand challenges? James vs. Dave What are the standard distribution target machines? In what form should they be distributed?

Tier 2 Breakout Topics What are the technical obstacles in using commercial IPs in RAMP systems? (E.g., how to incorporate IPs with predefined timing behaviors when using RAMPs abstracted inter-module interface.) What capabilities are needed in the monitor/logging/debugging facilities for RAMP HW and SW development?

Tier 2 Breakout Topics How can FPGA and FPGA tools be "improved" to help RAMP? What are requirements and steps to have a successful roll-out of RAMP HW/SW? (E.g., how will the rollout of RAMP HW/SW be coordinated? How will the inevitable bitrot that develops overtime be addressed?)

New Topics functional vs timing: 1 combined infrastructure? or better to do separately? 100,000 cores –hardware virtualization, how to mimic many more CPUs/memory/disks than actually available –How would one develop software for a system with 1K+ processors? Rollout –How will the rollout of RAMP HW/SW be coordinated? –How will the inevitable bitrot be addressed that will inevitably develop over time?

New Topics Research problems –RAMP tools and infrastructure for non-architecture research (OS, languages, etc) –How can I use RAMP hardware to estimate the power/energy implications of my hardware and software tradeoffs? –Operation system research issues for a system with 1K+ processors?

Breakout Topics 1 st Tier How to study a 100,000-core system (yes that is 100K) using RAMP technologies? –hardware virtualization, how to mimic many more CPUs/memory/disks than actually available What "great" research questions can RAMP help answer? What are the RAMP grand challenges? –How can I use RAMP hardware to estimate the power/energy implications of my hardware and software tradeoffs? –How would one develop software for a system with 1K+ processors? –Operation system research issues for a system with 1K+ processors? What are the standard distribution target machines? In what form should they be distributed?

Breakout Topics 2 nd Tier What are the technical obstacles in using commercial IPs in RAMP systems? –how to incorporate IPs with predefined timing behaviors when using RAMPs abstracted inter- module interface.) –How will the inevitable bitrot be addressed that will inevitably develop over time? What capabilities are needed in the monitor/logging/debugging facilities for RAMP HW and SW development?

Breakout Topics 2 nd Tier How can FPGA and FPGA tools be "improved" to help RAMP? What are requirements and steps to have a successful roll-out of RAMP HW/SW? (E.g., how will the rollout of RAMP HW/SW be coordinated? How will the inevitable bitrot that develops overtime be addressed?) –RAMP tools and infrastructure for non-architecture research (OS, languages, etc)

New Topics