Improving BER Performance of LDPC Codes Based on Intermediate Decoding Results Esa Alghonaim, M. Adnan Landolsi, Aiman El-Maleh King Fahd University of.

Slides:



Advertisements
Similar presentations
Cyclic Code.
Advertisements

Error Control Code.
Object Specific Compressed Sensing by minimizing a weighted L2-norm A. Mahalanobis.
Error Correction and LDPC decoding CMPE 691/491: DSP Hardware Implementation Tinoosh Mohsenin 1.
(speaker) Fedor Groshev Vladimir Potapov Victor Zyablov IITP RAS, Moscow.
Data and Computer Communications Tenth Edition by William Stallings Data and Computer Communications, Tenth Edition by William Stallings, (c) Pearson Education.
The Impact of Channel Estimation Errors on Space-Time Block Codes Presentation for Virginia Tech Symposium on Wireless Personal Communications M. C. Valenti.
Houshmand Shirani-mehr 1,2, Tinoosh Mohsenin 3, Bevan Baas 1 1 VCL Computation Lab, ECE Department, UC Davis 2 Intel Corporation, Folsom, CA 3 University.
1 Channel Coding in IEEE802.16e Student: Po-Sheng Wu Advisor: David W. Lin.
1 Finite-Length Scaling and Error Floors Abdelaziz Amraoui Andrea Montanari Ruediger Urbanke Tom Richardson.
Cooperative Multiple Input Multiple Output Communication in Wireless Sensor Network: An Error Correcting Code approach using LDPC Code Goutham Kumar Kandukuri.
Aiman El-Maleh, Ali Alsuwaiyan King Fahd University of Petroleum & Minerals, Dept. of Computer Eng., Saudi Arabia Aiman El-Maleh, Ali Alsuwaiyan King Fahd.
H.264/AVC Baseline Profile Decoder Complexity Analysis Michael Horowitz, Anthony Joch, Faouzi Kossentini, and Antti Hallapuro IEEE TRANSACTIONS ON CIRCUITS.
By Hua Xiao and Amir H. Banihashemi
Near Shannon Limit Performance of Low Density Parity Check Codes
Linear-time encodable and decodable error-correcting codes Daniel A. Spielman Presented by Tian Sang Jed Liu 2003 March 3rd.
Asymptotic Enumerators of Protograph LDPCC Ensembles Jeremy Thorpe Joint work with Bob McEliece, Sarah Fogal.
Division of Engineering and Applied Sciences March 2004 Belief-Propagation with Information Correction: Near Maximum-Likelihood Decoding of LDPC Codes.
Efficient Test Compaction for Combinational Circuits Based on Fault Detection Count- Directed Clustering Aiman El-Maleh and Saqib Khurshid King Fahd University.
A Hybrid Test Compression Technique for Efficient Testing of Systems-on-a-Chip Aiman El-Maleh King Fahd University of Petroleum & Minerals, Dept. of Computer.
Computer Architecture Project
Low Density Parity Check Codes LDPC ( Low Density Parity Check ) codes are a class of linear bock code. The term “Low Density” refers to the characteristic.
Code and Decoder Design of LDPC Codes for Gbps Systems Jeremy Thorpe Presented to: Microsoft Research
A Geometric-Primitives-Based Compression Scheme for Testing Systems-on-a-Chip Aiman El-Maleh 1, Saif al Zahir 2, Esam Khan 1 1 King Fahd University of.
Interconnect Efficient LDPC Code Design Aiman El-Maleh Basil Arkasosy Adnan Al-Andalusi King Fahd University of Petroleum & Minerals, Saudi Arabia Aiman.
Generalized Communication System: Error Control Coding Occurs In Right Column. 6.
Improving the Performance of Turbo Codes by Repetition and Puncturing Youhan Kim March 4, 2005.
The Role of Specialization in LDPC Codes Jeremy Thorpe Pizza Meeting Talk 2/12/03.
HPEC_GPU_DECODE-1 ADC 8/6/2015 MIT Lincoln Laboratory GPU Accelerated Decoding of High Performance Error Correcting Codes Andrew D. Copeland, Nicholas.
CS774. Markov Random Field : Theory and Application Lecture 10 Kyomin Jung KAIST Oct
Low Density Parity Check (LDPC) Code Implementation Matthew Pregara & Zachary Saigh Advisors: Dr. In Soo Ahn & Dr. Yufeng Lu Dept. of Electrical and Computer.
Block-LDPC: A Practical LDPC Coding System Design Approach
Wireless Mobile Communication and Transmission Lab. Theory and Technology of Error Control Coding Chapter 7 Low Density Parity Check Codes.
Tinoosh Mohsenin and Bevan M. Baas VLSI Computation Lab, ECE Department University of California, Davis Split-Row: A Reduced Complexity, High Throughput.
1 Network Coding and its Applications in Communication Networks Alex Sprintson Computer Engineering Group Department of Electrical and Computer Engineering.
Local Theory of BER for LDPC Codes: Instantons on a Tree Vladimir Chernyak Department of Chemistry Wayne State University In collaboration with: Misha.
Distributed computing using Projective Geometry: Decoding of Error correcting codes Nachiket Gajare, Hrishikesh Sharma and Prof. Sachin Patkar IIT Bombay.
Introduction of Low Density Parity Check Codes Mong-kai Ku.
Coding Theory. 2 Communication System Channel encoder Source encoder Modulator Demodulator Channel Voice Image Data CRC encoder Interleaver Deinterleaver.
ADVANTAGE of GENERATOR MATRIX:
ISSCC 2008 Student Forum An 18 Gbps 2048-bit 10GBASE-T Ethernet LDPC Decoder Tinoosh Mohsenin Electrical & Computer Engineering, UC Davis
Synchronization of Turbo Codes Based on Online Statistics
Part 1: Overview of Low Density Parity Check(LDPC) codes.
Low Density Parity Check codes
Multi-Split-Row Threshold Decoding Implementations for LDPC Codes
The parity bits of linear block codes are linear combination of the message. Therefore, we can represent the encoder by a linear system described by matrices.
1 Design of LDPC codes Codes from finite geometries Random codes: Determine the connections of the bipartite Tanner graph by using a (pseudo)random algorithm.
FEC Linear Block Coding
Code Construction and FPGA Implementation of a Low-Error-Floor Multi-Rate Low-Density Parity-Check Code Decoder Lei Yang, Hui Liu, C.-J Richard Shi Transactions.
Error-Correcting Code
Samuel Cheng, Shuang Wang and Lijuan Cui University of Oklahoma
Tinoosh Mohsenin 2, Houshmand Shirani-mehr 1, Bevan Baas 1 1 University of California, Davis 2 University of Maryland Baltimore County Low Power LDPC Decoder.
1 Aggregated Circulant Matrix Based LDPC Codes Yuming Zhu and Chaitali Chakrabarti Department of Electrical Engineering Arizona State.
1 Code design: Computer search Low rate: Represent code by its generator matrix Find one representative for each equivalence class of codes Permutation.
Waseda University Low-Density Parity-Check Code: is an error correcting code which achieves information rates very close to the Shanon limit. Message-Passing.
ECE 442 COMMUNICATION SYSTEM DESIGN LECTURE 10. LINEAR BLOCK CODES Husheng Li Dept. of EECS The University of Tennessee.
Channel Coding: Part I Presentation II Irvanda Kurniadi V. ( ) Digital Communication 1.
Coding and Error Control
Q. Wang [USTB], B. Rolfe [BCA]
LDPC Coding for 45GHz Date: Authors: September 2014
Rate 7/8 (1344,1176) LDPC code Date: Authors:
Progress report of LDPC codes
An Improved Split-Row Threshold Decoding Algorithm for LDPC Codes
Optimizing LDPC Codes for message-passing decoding.
High Throughput LDPC Decoders Using a Multiple Split-Row Method
Physical Layer Approach for n
Chris Jones Cenk Kose Tao Tian Rick Wesel
Cyclic Code.
Irregular Structured LDPC Codes and Structured Puncturing
Low-Density Parity-Check Codes
Presentation transcript:

Improving BER Performance of LDPC Codes Based on Intermediate Decoding Results Esa Alghonaim, M. Adnan Landolsi, Aiman El-Maleh King Fahd University of Petroleum & Minerals Saudi Arabia Esa Alghonaim, M. Adnan Landolsi, Aiman El-Maleh King Fahd University of Petroleum & Minerals Saudi Arabia

2 OutlineOutline n Motivation n Overview of LDPC codes n Belief Propagation (BP) Algorithm n LDPC Decoding Error Patterns Types n Proposed Improvement on BP Algorithm n Experimental Results n Conclusions n Motivation n Overview of LDPC codes n Belief Propagation (BP) Algorithm n LDPC Decoding Error Patterns Types n Proposed Improvement on BP Algorithm n Experimental Results n Conclusions

3 MotivationMotivation n LDPC codes belong to a family of error correction systems with performance close to information- theoretic limits. n Selected for next-generation digital satellite broadcasting standard (DVB-S2), ultra high-speed Local Area Networks (10Gbps Ethernet LANs). n Amenable to efficient parallel hardware implementation. n Built-in Error Checking. n At high SNR, uncorrected error patterns dominated by oscillating patterns Number of bits in error varies considerably between iterations Number of bits in error varies considerably between iterations n LDPC codes belong to a family of error correction systems with performance close to information- theoretic limits. n Selected for next-generation digital satellite broadcasting standard (DVB-S2), ultra high-speed Local Area Networks (10Gbps Ethernet LANs). n Amenable to efficient parallel hardware implementation. n Built-in Error Checking. n At high SNR, uncorrected error patterns dominated by oscillating patterns Number of bits in error varies considerably between iterations Number of bits in error varies considerably between iterations

4 LDPC Codes Overview n LDPC codes: linear block codes decoded by efficient iterative decoding. n An LDPC parity check matrix H represents the parity equations in a linear form codeword c satisfies the set of parity equations H. c = 0. codeword c satisfies the set of parity equations H. c = 0. each column in the matrix represents a codeword bit each column in the matrix represents a codeword bit each row represents a parity check equation each row represents a parity check equation n LDPC codes: linear block codes decoded by efficient iterative decoding. n An LDPC parity check matrix H represents the parity equations in a linear form codeword c satisfies the set of parity equations H. c = 0. codeword c satisfies the set of parity equations H. c = 0. each column in the matrix represents a codeword bit each column in the matrix represents a codeword bit each row represents a parity check equation each row represents a parity check equation c 0  c 1  c 3 = 0 c 1  c 2  c 4 = 0 c 2  c 3  c 5 = 0 c 3  c 4  c 6 = 0

5 LDPC Codes Overview n Code Rate ratio of information bits to total number of bits in codeword. n LDPC codes represented by Tanner Graphs two types of vertices: Bit Vertices and Check Vertices two types of vertices: Bit Vertices and Check Vertices n Performance of LDPC code affected by presence of cycles in Tanner graph. n Code Rate ratio of information bits to total number of bits in codeword. n LDPC codes represented by Tanner Graphs two types of vertices: Bit Vertices and Check Vertices two types of vertices: Bit Vertices and Check Vertices n Performance of LDPC code affected by presence of cycles in Tanner graph

6 BP LDPC Decoding Algorithm n Iterative algorithm n Produces optimum performance in cycle-free graphs n Iterative algorithm n Produces optimum performance in cycle-free graphs BP-LDPC (Conventional) Decoding Initialize variable nodes Loop Update check and variable nodes Update check and variable nodes Compute estimated variable nodes vector Compute estimated variable nodes vector Compute syndrome vector: Compute syndrome vector: Until or maximum iterations reached Return

7 BP LDPC Decoding Algorithm Variable to Check Information Check to variable Information Information bit node i sends to check node j about P(x i =b) Information check node j sends to bit node i about P(x i =b)

8 LDPC Decoding Error Patterns Types n Frame errors can be classified intro three main categories: Oscillation error pattern: with nearly periodic change between maximum & minimum number of bits in errors. Oscillation error pattern: with nearly periodic change between maximum & minimum number of bits in errors. High variation in bit error count as a function of iteration number.High variation in bit error count as a function of iteration number. Nearly-constant error pattern: bit error count becomes constant after few decoding iterations Nearly-constant error pattern: bit error count becomes constant after few decoding iterations Mainly due small size trapping setsMainly due small size trapping sets Random-like error pattern: error count evolution follows a random shape characterized by low variation range. Random-like error pattern: error count evolution follows a random shape characterized by low variation range. n Frame errors can be classified intro three main categories: Oscillation error pattern: with nearly periodic change between maximum & minimum number of bits in errors. Oscillation error pattern: with nearly periodic change between maximum & minimum number of bits in errors. High variation in bit error count as a function of iteration number.High variation in bit error count as a function of iteration number. Nearly-constant error pattern: bit error count becomes constant after few decoding iterations Nearly-constant error pattern: bit error count becomes constant after few decoding iterations Mainly due small size trapping setsMainly due small size trapping sets Random-like error pattern: error count evolution follows a random shape characterized by low variation range. Random-like error pattern: error count evolution follows a random shape characterized by low variation range.

9 LDPC Decoding Error Patterns Types

10 Percentage of Error Patterns Types n Progressive-Edge-Growth (PEG) LDPC code minimizes girth (cycle length) and achieves good performance. n (1024, 512) PEG LDPC code n Progressive-Edge-Growth (PEG) LDPC code minimizes girth (cycle length) and achieves good performance. n (1024, 512) PEG LDPC code Error Pattern Type (PEG code) SNROscillationConstantRandom-like % 0 % 96 % % 0 % 88 % % 1 % 75 % % 3 % 34 %

11 Correlation Between Uncorrected Codeword Bits & Failed Parity Check Equations

12 Proposed Improvement on BP Algorithm BP-LDPC Decoding with Proposed Improvement Initialize variable nodes Set Minimum = number of check nodes Loop Update check and variable nodes Update check and variable nodes Compute estimated variable nodes vector Compute estimated variable nodes vector Compute syndrome vector: Compute syndrome vector: Check Errors = number of non-zero elements in Check Errors = number of non-zero elements in If Check Errors < Minimum then If Check Errors < Minimum then Minimum = Check Errors Minimum = Check Errors Until Check Errors = 0 or maximum iterations reached Return =

13 Experimental Results n Parallel computing simulation platform developed to run LDPC decoding simulations on 130 nodes LAN network. n Simulated LDPC codes PEG (1024, 512) PEG (1024, 512) IEEE e (960,480) IEEE e (960,480) Randomly constructed LDPC codes (free of 4- and 6-cycles) Randomly constructed LDPC codes (free of 4- and 6-cycles) n Parallel computing simulation platform developed to run LDPC decoding simulations on 130 nodes LAN network. n Simulated LDPC codes PEG (1024, 512) PEG (1024, 512) IEEE e (960,480) IEEE e (960,480) Randomly constructed LDPC codes (free of 4- and 6-cycles) Randomly constructed LDPC codes (free of 4- and 6-cycles)

14 BER Improvement for (1024, 512) PEG LDPC Code

15 BER Improvement for IEEE802.16e(960,480)

16 ConclusionsConclusions n A method to improve residual BER level in BP decoding of LDPC codes. n Oscillating error pattern dominant at high SNR for well designed LDPC codes. n Minimized BER using number of failed check equations as an indicator for the number of bits in error. n At SNR=3 dB, BER reduction of 40% achieved. n A method to improve residual BER level in BP decoding of LDPC codes. n Oscillating error pattern dominant at high SNR for well designed LDPC codes. n Minimized BER using number of failed check equations as an indicator for the number of bits in error. n At SNR=3 dB, BER reduction of 40% achieved.