1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.

Slides:



Advertisements
Similar presentations
COE 202: Digital Logic Design Sequential Circuits Part 2
Advertisements

Clocked Synchronous State-machine Analysis
State-machine structure (Mealy)
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Sequential Circuits.
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
Princess Sumaya University
Synchronous Sequential Logic
Digital Electronics Chapter 5 Synchronous Sequential Logic.
Circuits require memory to store intermediate data
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 1 – Storage.
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
Sequential Design Part II. Output A(t+1) =D A = AX + BX B(t+1) =D B = AX Y = AX + BX.
Sequential Circuit Design
ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
Sequential Circuit Design
Overview Sequential Circuit Design Specification Formulation
EE 4271 VLSI Design, Fall 2010 Sequential Circuits.
Sequential Circuit Analysis. 2 Synchronous vs. Asynch. Synchronous sequential circuit:  The behavior can be defined from knowledge of its signal at discrete.
Sequential Circuit Analysis. 2 Synchronous vs. Asynch. Synchronous sequential circuit:  the behavior can be defined from knowledge of its signal at discrete.
Digital Logic Design Lecture 26. Announcements Exams will be returned on Thursday Final small quiz on Monday, 12/8. Final homework will be assigned Thursday,
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.
Lecture 10 Topics: Sequential circuits Basic concepts Clocks
Lecture 8: Sequential Networks and Finite State Machines CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer.
SEQUENTIAL CIRCUITS Introduction
Digital Computer Design Fundamental
1 Chapter 5 Synchronous Sequential Logic 5-1 Sequential Circuits Every digital system is likely to have combinational circuits, most systems encountered.
Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =
Synchronous Sequential Logic Part I
Chap 4. Sequential Circuits
Digital Logic Design Sequential circuits
Chap 4. Sequential Circuits
Introduction to Sequential Circuit By : Pn Siti Nor Diana Ismail CHAPTER 5.
Introduction to Sequential Logic Design Finite State-Machine Design.
1 Lecture #12 EGR 277 – Digital Logic Synchronous Logic Circuits versus Combinational Logic Circuits A) Combinational Logic Circuits Recall that there.
CPEN Digital System Design Chapter 5 - Sequential Circuits Sequential Circuit Design C. Gerousis © Logic and Computer Design Fundamentals, 4 rd Ed.,
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
Boolean Algebra and Logic Gates 1 Computer Engineering (Logic Circuits) Lec. # 10 (Sequential Logic Circuit) Dr. Tamer Samy Gaafar Dept. of Computer &
DLD Lecture 26 Finite State Machine Design Procedure.
ANALYSIS OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Registers; State Machines Analysis Section 7-1 Section 5-4.
C HAPTER F IVE S YNCHRONOUS S EQUENTIAL L OGIC 1.
Princess Sumaya University
C HAPTER F IVE S YNCHRONOUS S EQUENTIAL L OGIC 1.

Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
Introduction to Sequential Logic Design Finite State-Machine Analysis.
Sequential circuit analysis1 Sequential Circuit Analysis Last time we started talking about latches and flip-flops, which are basic one-bit memory units.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 13 Edge-Triggered FF Operation.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Lecture #17: Clocked Synchronous State-Machine Analysis
2018/5/2 EE 4271 VLSI Design, Fall 2016 Sequential Circuits.
Week #7 Sequential Circuits (Part B)
Introduction to Sequential Logic Design
ANALYSIS OF SEQUENTIAL CIRCUITS
2018/8/29 EE 4271 VLSI Design, Fall 2013 Sequential Circuits.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
Princess Sumaya University
Edge-Triggered FF Operation
Chapter 5 Synchronous Sequential Logic 5-1 Sequential Circuits
EE2174: Digital Logic and Lab
MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin
Synchronous sequential
Sequential Circuits UNIT- IV
2019/9/26 EE 4271 VLSI Design, Fall 2012 Sequential Circuits.
Presentation transcript:

1 Lecture 23 More Sequential Circuits Analysis

2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output as a function of inputs Sequential : State Equations State Table State Diagram Output as a function of input and current state Next state as a function of inputs and current state.

3 Analysis of Sequential Circuits °Steps: Obtain state equations FF input equations Output equations Fill the state table Put all combinations of inputs and current states Fill the next state and output Draw the state diagram

4

5 °State Table The time sequence of inputs, outputs, and flip-flop states can be enumerated in a state table. ° Table consists of four sections labeled present state. input. next state. and output ° Derivation of a state table consists of first listing all possible binary combinations of present state and inputs. Clocked Sequential Circuit Analysis (State Table)

6 °A sequential circuit with m flip-flops and n inputs needs (2 m+n -1) rows in the state table. °2 FF and 1 in put so (2 3 – 1) = 7, as counting starts from 0 => 0-7 so ABx starts from 000 till 111.

7 Clocked Sequential Circuit Analysis (State Diagram) °Graphical representation of State Table °State is represented by a circle °Transition between states is indicated by directed lines connecting the circles °1/0, 1/1, 0/0, 0/1 are input/output °A directed line connecting a circle with itself indicates that no change of state occurs State table is easier to derive from a given logic diagram and the state diagram follows directly from the state table.

8 Flip Flop Input Functions and Characteristic Tables °knowledge of the type of flip-flops and a list of the Boolean functions of the combinational circuit provide all the information needed to draw the logic diagram of a sequential circuit. °Combinational circuit that generates external outputs is described algebraically by the circuit output functions °the circuit that generates the inputs to flip-flops are described algebraically by a set of Boolean functions called flip-flop input functions Due to complicated relationship between Flip Flop input and next state °Relationship between the inputs of the flip-flop and the next state is not straightforward. ° Characteristic table rather than a state equation is required ° Modified form of the characteristic tables is required for sequential circuit analysis

9 Flip Flop Characteristic Tables °Q(t) refers to the present state prior to the application of a pulse. Q (I + 1) is the next state one clock period later ° Clock-pulse input is not listed in the characteristic table, but is implied to occur between time t and t + l

10 Flip-Flop Characteristic Tables DQ Q DQ(t+1) Reset Set JKQ(t+1) 00Q(t)Q(t) Q’(t)Q’(t) No change Reset Set Toggle JQ QK TQ Q TQ(t+1) 0Q(t)Q(t) 1Q’(t)Q’(t) No change Toggle

11 Flip-Flop Characteristic Equations DQ Q DQ(t+1) Q(t+1) = D JKQ(t+1) 00Q(t)Q(t) Q’(t)Q’(t) Q(t+1) = JQ’ + K’Q JQ QK TQ Q TQ(t+1) 0Q(t)Q(t) 1Q’(t)Q’(t) Q(t+1) = T  Q

12

13 State Table 4 sections

14 State Table (2-D Form) 1

15 State Diagram The state diagram is a graphical representation of a state table (provides same information) Circles are states (FFs), Arrows are transitions between states Labels of arrows represent inputs and outputs

16

17 Example 1 °Analyze this circuit? Is this a sequential circuit? Why? How many inputs? How many outputs? How many states? What type of memory?

18 Example 1 (cont.) Q(t)DQ(t+1) D Q(t+1) = D Characteristic Tables and Equations D Flip Flop (review)

19 Example 1 (cont.)

20 Example 1 (cont.) State equations: D A = AX + BX D B = A’ X Y = (A + B) X’

21 Example 1 (cont.) State equations: D A = AX + BX D B = A’ X Y = (A + B) X’ State table:

22 Example 1 (cont.) State equations: D A = AX + BX D B = A’ X Y = (A + B) X’ State table (2D):

23 Example 1 (cont.) State equations: D A = AX + BX D B = A’ X Y = (A + B) X’ State table: State diagram:

24 Example 2 Analyze this circuit. What about the output? This circuit is an example of a Moore machine (output depends only on current state) Mealy machines is the other type (output depends on inputs and current states)

25 Example 2 (cont.) Equation: D A = A  X  Y

26 Example 2 (cont.) Equation: D A = A  X  Y

27 Example 3 °Analyze this circuit? Is this a sequential circuit? Why? How many inputs? How many outputs? How many states? What type of memory?

28 Example 3 (cont.) JKQ(t+1) 00Q(t) Q’(t) Q(t+1) = JQ’ + K’Q Characteristic Tables and Equations JK Flip Flop (review)

29 Example 3 (cont.)

30 Example 3 (cont.) State equations: J A = B, K A = B X’ J B = X’, K B = A  X by substitution: A = J A A’ + K A ’A = A’ B + A B’ + A X B = B’ X’ + A B X + A’ B X’

31 Example 3 (cont.) State equations: J A = B, K A = B X’ J B = X’, K B = A  X by substitution: A = J A A’ + K A ’A = A’ B + A B’ + A X B = B’ X’ + A B X + A’ B X’

32 Example 3 (cont.) State equations: J A = B, K A = B X’ J B = X’, K B = A  X by substitution: A = J A A’ + K A ’A = A’ B + A B’ + A X B = B’ X’ + A B X + A’ B X’

33 Example 4

34 Example 4 (cont.) State equations: J A = BX’ K A = BX’ + B’X D B = X Y = X’AB by substitution: A(t+1) = J A A’ + K A ’A

35 Example 4 (cont.) Current State InputNext StateOutput A(t)B(t)XA(t+1)B(t+1)Y State equations: J A = BX’ K A = BX’ + B’X D B = X Y = X’AB by substitution: A(t+1) = J A A’ + K A ’A

36 Example 5 °Analyze this circuit? Is this a sequential circuit? Why? How many inputs? How many outputs? How many states? What type of memory?

37 Example 5 (cont.) TQ(t+1) 0Q(t) 1Q’(t) Q(t+1) = TQ’ + T’Q Characteristic Tables and Equations T Flip Flop (review)

38 Example 5 (cont.)

39 Example 5 (cont.) State equations: T A = BX T B = X Y = AB by substitution: A(t+1) = T A A’ + T A ’A

40 Example 5 (cont.) State equations: T A = BX T B = X Y = AB by substitution: A(t+1) = T A A’ + T A ’A

41 Example 5 (cont.) State equations: T A = BX T B = X Y = AB by substitution: A(t+1) = T A A’ + T A ’A The output depends only on current state. This is a Moore machine What does this circuit do?

42 Mealy vs Moore Finite State Machine (FSM) °Mealy FSM: Output depends on current state and input Output is not synchronized with the clock °Moore FSM: Output depends on current state only °Label form: On circle with output included: -state/output -Moore type output depends only on state On directed arc with the output included: -input/output -Mealy type output depends on state and input

43 Mealy and Moore Models °Customary to distinguish between two models of sequential circuits °General model of a sequential circuit has inputs, outputs, and internal states °Mealy model, the outputs are functions of both the present state and inputs °Moore model, the outputs are a function of the present state only

44 Sequential Circuits: State Diagram State Output Input Moore Machine Each node in the graph represents a state in the sequential circuit. Output depends on current state only

45 Sequential Circuits: State Diagram Mealy Machine Each node in the graph represents a state in the sequential circuit. Input State Output Output depends on current state and input Output is not synchronized with the clock

46 Sequential Circuits: Models

47 Mealy Machine Comb. Logic X(t) Q(t+1) Q(t) Y(t) clk present state present input next state Comb. Logic Output based on state and present input Flip Flops

48 Moore Machine Comb. Logic X(t) Q(t+1) Q(t) Y(t) clk present state present input next state Comb. Logic Output based on state only Flip Flops

49 State Machines in the Text °In the text book (Mano) Mealy machines are focused °Moore machine: outputs only depend on the current state °Outputs cannot change during a clock pulse if the input variables change °Moore Machines usually have more states. °No direct path from inputs to outputs °Can be more reliable

50 Moore and Mealy Models (Comparison) °Sequential Circuits or Sequential Machines are also called Finite State Machines (FSMs). Two formal models exist: Moore Model Named after E.F. Moore Outputs are a function ONLY of states Usually specified on the states. Mealy Model Named after G. Mealy Outputs are a function of inputs AND states Usually specified on the state transition arcs.

51 Moore and Mealy Example Diagrams °Mealy Model State Diagram maps inputs and state to outputs °Moore Model State Diagram maps states to outputs 0 1 x=1/y=1 x=1/y=0 x=0/y=0 1/0 2/1 x=1 x=0 x=1 x=0 0/0

52 Equivalence of Moore and Mealy machines °Moore and Mealy machines look different °It is always possible to model a Moore machine with a Mealy machine °It is always possible to model a Mealy machine with a Moore machine 0 1 x=1/y=1 x=1/y=0 x=0/y=0 1/0 2/1 x=1 x=0 x=1 x=0 0/0 Mealy Moore

53 Moore and Mealy Example Tables °Moore Model state table maps state to outputs Two-Dimensional State Table °Mealy Model state table maps inputs and state to outputs

54 Mixed Moore and Mealy Outputs °In real designs, some outputs may be Moore type and other outputs may be Mealy type. State 00: Moore States 01, 10 and 11: Mealy °Simplifies output specification /0 0/1 1/0 0 00/0 01 1/0 0/1 1

55

56 Summary Discussed More Sequential Circuit Analysis State Machines Models Moore and Mealy Model Comparison Mixed Model Examples Thanks