Jon Turner Extreme Networking Achieving Nonstop Network Operation Under Extreme Operating Conditions.

Slides:



Advertisements
Similar presentations
Martin Suchara, Ryan Witt, Bartek Wydrowski California Institute of Technology Pasadena, U.S.A. TCP MaxNet Implementation and Experiments on the WAN in.
Advertisements

Router Internals CS 4251: Computer Networking II Nick Feamster Spring 2008.
Router Internals CS 4251: Computer Networking II Nick Feamster Fall 2008.
Supercharging PlanetLab A High Performance,Multi-Alpplication,Overlay Network Platform Reviewed by YoungSoo Lee CSL.
Packet Switching COM1337/3501 Textbook: Computer Networks: A Systems Approach, L. Peterson, B. Davie, Morgan Kaufmann Chapter 3.
Ken Wong Jon Turner and Prashanth Pappu Washington University Distributed Queueing Gigabit Kits (June 2002)
1 ELEN 602 Lecture 18 Packet switches Traffic Management.
Extensible Networking Platform IWAN 2005 Extensible Network Configuration and Communication Framework Todd Sproull and John Lockwood
Jon Turner Extreme Networking Achieving Nonstop Network Operation Under Extreme Operating Conditions Fred.
What's inside a router? We have yet to consider the switching function of a router - the actual transfer of datagrams from a router's incoming links to.
Spring 2002CS 4611 Router Construction Outline Switched Fabrics IP Routers Tag Switching.
4-1 Network layer r transport segment from sending to receiving host r on sending side encapsulates segments into datagrams r on rcving side, delivers.
High-Speed Router Design. Content Classes of Routers Components of a Router High-Speed Router Lookup Advances in Switching Fabrics Speeding Up Output.
10 - Network Layer. Network layer r transport segment from sending to receiving host r on sending side encapsulates segments into datagrams r on rcving.
1 Architectural Results in the Optical Router Project Da Chuang, Isaac Keslassy, Nick McKeown High Performance Networking Group
A General approach to MPLS Path Protection using Segments Ashish Gupta Ashish Gupta.
In-Band Flow Establishment for End-to-End QoS in RDRN Saravanan Radhakrishnan.
EE 122: Router Design Kevin Lai September 25, 2002.
CS 268: Lecture 12 (Router Design) Ion Stoica March 18, 2002.
A General approach to MPLS Path Protection using Segments Ashish Gupta Ashish Gupta.
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
Jon Turner (and a cast of thousands) Washington University Design of a High Performance Active Router Active Nets PI Meeting - 12/01.
High-Performance Networks for Dataflow Architectures Pravin Bhat Andrew Putnam.
QoS Support in High-Speed, Wormhole Routing Networks Mario Gerla, B. Kannan, Bruce Kwan, Prasasth Palanti,Simon Walton.
Applied research laboratory David E. Taylor Users Guide: Fast IP Lookup (FIPL) in the FPX Gigabit Kits Workshop 1/2002.
Control Processor Switch Fabric ATM Switch Core Port Processors FPX SPC LC IPPOPP FPX SPC LC IPPOPP FPX SPC LC IPPOPP FPX SPC LC IPPOPP FPX SPC LC IPPOPP.
1 Flow Identification Assume you want to guarantee some type of quality of service (minimum bandwidth, maximum end-to-end delay) to a user Before you do.
Salim Hariri HPDC Laboratory Enhanced General Switch Management Protocol Salim Hariri Department of Electrical and Computer.
Engineering Jon Turner Computer Science & Engineering Washington University Coarse-Grained Scheduling for Multistage Interconnects.
© 2006 Cisco Systems, Inc. All rights reserved. Optimizing Converged Cisco Networks (ONT) Module 3: Introduction to IP QoS.
Stress Resistant Scheduling Algorithms for CIOQ Switches Prashanth Pappu Applied Research Laboratory Washington University in St Louis “Stress Resistant.
4/19/20021 TCPSplitter: A Reconfigurable Hardware Based TCP Flow Monitor David V. Schuehler.
1 © 2003, Cisco Systems, Inc. All rights reserved. CCNP 1 v3.0 Module 1 Overview of Scalable Internetworks.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
Field Programmable Port Extender (FPX) 1 Modular Design Techniques for the FPX.
Jon Turner Extreme Networking Achieving Nonstop Network Operation Under Extreme Operating Conditions DARPA.
Jon Turner Resilient Cell Resequencing in Terabit Routers.
Washington WASHINGTON UNIVERSITY IN ST LOUIS 1 DTI Visit - John DeHart- 4/25/2001 Agenda l WU/ARL Background – John DeHart (15 minutes) l DTI Background.
Forwarding.
21-Dec-154/598N: Computer Networks Cell Switching (ATM) Connection-oriented packet-switched network Used in both WAN and LAN settings Signaling (connection.
An Efficient Gigabit Ethernet Switch Model for Large-Scale Simulation Dong (Kevin) Jin.
1 IEX8175 RF Electronics Avo Ots telekommunikatsiooni õppetool, TTÜ raadio- ja sidetehnika inst.
1 A quick tutorial on IP Router design Optics and Routing Seminar October 10 th, 2000 Nick McKeown
Washington WASHINGTON UNIVERSITY IN ST LOUIS SPC II Architecture.
Spring 2000CS 4611 Router Construction Outline Switched Fabrics IP Routers Extensible (Active) Routers.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
Field Programmable Port Extender (FPX) 1 Modular Design Techniques for the Field Programmable Port Extender John Lockwood and David Taylor Washington University.
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
Jon Turner Extreme Networking Achieving Nonstop Network Operation Under Extreme Operating Conditions DARPA.
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
1 Flow-Aware Networking Introduction Concepts, graphics, etc. from Guide to Flow-Aware Networking: Quality-of-Service Architectures and Techniques for.
Network Processing Systems Design
Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai.
Network Devices Repeaters, hubs, bridges, switches, routers, NIC’s.
Chapter 3 Part 3 Switching and Bridging
Instructor Materials Chapter 6: Quality of Service
Topics discussed in this section:
CS 268: Router Design Ion Stoica February 27, 2003.
Addressing: Router Design
Chapter 3 Part 3 Switching and Bridging
© 2008 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 Chapter 6: Quality of Service Connecting Networks.
Demonstration of a High Performance Active Router DARPA Demo - 9/24/99
Network Core and QoS.
Bridges and Extended LANs
Packet Switch Architectures
Router Construction Outline Switched Fabrics IP Routers
Design Review.
EE 122: Lecture 7 Ion Stoica September 18, 2001.
Chapter 3 Part 3 Switching and Bridging
Network Core and QoS.
Presentation transcript:

Jon Turner Extreme Networking Achieving Nonstop Network Operation Under Extreme Operating Conditions

2 - Jonathan Turner - January 15, 2002 Project Overview Motivation »data networks have become mission-critical resource »networks often subject to extreme traffic conditions »need to design networks for worst-case conditions »technology advances making extreme defenses practical Extreme network services »Lightweight Flow Setup (LFS) »Network Access Service (NAS) »Distributed Tree Service (DTS) Key router technology components »Super-Scalable Packet Scheduling (SPS) »Dynamic Queues with Auto-aggregation (DQA) »Scalable Distributed Queueing (SDQ)

3 - Jonathan Turner - January 15, 2002 Extreme Router Architecture Control Processor Switch Fabric... Flow/Route Lookup Dist. Q. Ctl. Output Port Proc. Flow Lookup Input Port Proc. Flow/Route Lookup Dist. Q. Ctl. Flow Lookup Lookup route or state for reserved flows Scalable switch fabric system mgmt. route table cfg. signalling Distrib. queueing traffic isolation protect res. flows

4 - Jonathan Turner - January 15, 2002 Switch Fabric IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI IPPOPP FPX SPC TI Control Processor Prototype Extreme Router Field Programmable Port Ext. Network Interface Device Reprogrammable Application Device SDRAM 128 MB SRAM 4 MB Field Programmable Port Extenders Smart Port Card Sys. FPGA 64 MB Pentium Cache North Bridge APIC ATM Switch Core Transmisson InterfacesEmbedded Processors

5 - Jonathan Turner - January 15, 2002 Distributed Queueing Switch Fabric TI IOIOIO IO IO IO Control Processor Routing Sched. Routing Sched. Routing Sched. Routing Sched. Routing Sched. Routing Sched. queue per output periodic queue length reports Scheduler paces each queue according to backlog share

6 - Jonathan Turner - January 15, 2002 Is Distributed Queueing Necessary? ATM switches generally do not do it. »switch is engineered with small speedup (typically 2:1) »with well-regulated traffic, do not expect >2:1 overload Overloads more likely in IP networks. »limited route diversity makes congested links common »route selection not guided by session bandwidth needs »routing changes cause rapid shifts in traffic »crude, slow congestion control mechanism »no protection from malicious users Challenges »prevent congestion while avoiding “underflow” »scalability - target 1000x10 Gb/s systems »support fair queueing and reserved flow queueing

7 - Jonathan Turner - January 15, 2002 Basic Distributed Queueing Algorithm Goal: avoid switch congestion and output queue underflow. Let hi(i,j) be input i’s share of input-side backlog to output j. »can avoid switch congestion by sending from input i to output j at rate  L  S  hi(i,j) »where L is external link rate and S is switch speedup Let lo(i,j) be input i’s share of total backlog for output j. »can avoid underflow of queue at output j by sending from input i to output j at rate  L  lo(i,j) »this works if L  (lo(i,1)+···+lo(i,n))  L  S for all i Let wt(i,j) be the ratio of lo(i,j) to lo(i,1) + ··· + lo(i,n). Let rate(i,j)=L  S  min{wt(i,j),hi(i,j)}. Note: algorithm avoids congestion and for large enough S, avoids underflow. »what is the smallest value of S for which underflow cannot occur?

8 - Jonathan Turner - January 15, 2002 Stress Test can vary number of inputs and outputs used, and length of “phases”

9 - Jonathan Turner - January 15, 2002 Stress Test Simulation - Min Rates first phase second critical rate

10 - Jonathan Turner - January 15, 2002 Stress Test - Actual Rates critical rate first phase second Under-use of input bandwidth

11 - Jonathan Turner - January 15, 2002 Stress Test - Input Queue Lengths input side backlog for final output implies underflow

12 - Jonathan Turner - January 15, 2002 Stress Test - Output Queue Lengths persistent output side backlog caused by earlier dip in forwarding rate

13 - Jonathan Turner - January 15, 2002 Improving Basic Algorithm Basic algorithm does not always make full use of available input bandwidth. »does not reallocate bandwidth that is “sacrificed” by queues that are “output limited” »extend algorithm to reallocate Revised rate allocation at input i: R = S  L repeat n times Let j be unassigned queue with smallest ratio hi(i,j)/lo(i,j) Let wt(i,j) = lo(i,j)/(sum of lo(i,q) for unassigned queues q) rate(i,j) = min{R  wt(i,j),S  L  hi(i,j)} R = R - rate(i,j) Plus other refinements.

14 - Jonathan Turner - January 15, 2002 Performance Gain - Allocated Rates full use of input bandwidth preallocate bandwidth to idle outputs

15 - Jonathan Turner - January 15, 2002 Performance Gain - Min Rates critical rate

16 - Jonathan Turner - January 15, 2002 Worst-Case Min Rate Sums

17 - Jonathan Turner - January 15, 2002 Results for Random Bursty Traffic Lost link capacity is negligible for speedups greater than 1.2

18 - Jonathan Turner - January 15, 2002 Extending for Fair Queueing Fair queueing gives each flow equal share of congested link. »limits impact of “greedy” users on others »improves performance of congestion control mechanisms, reducing queueing delays and packet loss Partial solution »per flow queues with packet scheduler at each output »provides fairness when no significant input-side queueing Better solution »per flow input and output queues »distributed queueing controls rates of per-output schedulers at the inputs »bandwidth allocated by number of backlogged queues

19 - Jonathan Turner - January 15, 2002 Fair Distributed Queueing Periodic update messages contain information on both backlog and number of backlogged queues.... Switch Fabric... dq... to output 1 to output 2 to output n separate queue set for each output dist. queueing controls rate of each queue set

20 - Jonathan Turner - January 15, 2002 Fair Distributed Queueing Algorithm Same objectives as before plus fairness. »each backlogged queue gets equal share of congested output »so, allocate bandwidth according to number of backlogged queues Let Q(i,j) be number of backlogged queues at input i for j. Let hi(i,j) = Q(i,j)/(Q(1,j) +    + Q(n,j)). »can avoid switch congestion by ensuring rate(i,j)  L  S  hi(i,j) Let need(j) be total input-side share of backlog to output j. Let lo(i,j) = need(j)  Q(i,j)/(Q(1,j) +    + Q(n,j)). »can avoid underflow by ensuring rate(i,j)  L  lo(i,j) »this works if L  (lo(i,1)+···+lo(i,n))  L  S for all i Use same rate allocation as before with modified lo and hi. For weighted fair queueing, re-define Q(i,j) to be total weight of backlogged queues at input i for output j.

21 - Jonathan Turner - January 15, 2002 Summary Growing reliance on data networks creates higher expectations - reliability, consistent performance. »design for worst-case - constructive paranoia »extreme defenses can be practical Distributed queueing is key component of scalable extreme routers. »with small speedup, prevents congestion (always) and underflow (almost always) while ensuring fairness (mostly) »increases latency and complexity Current reconfigurable hardware capabilities. »67K elementary logic cells (LUT+FF) plus 2.5 Mb of SRAM »over 1K IO pads, high speed IOs (>500 MHz) »enables experimental implementation of complex features