ITEC 352 Lecture 4 Boolean logic / Karnaugh Maps.

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

Minimization of Circuits
Prof. Sin-Min Lee Department of Computer Science
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Gate-level Minimization
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
CS 151 Digital Systems Design Lecture 6 More Boolean Algebra A B.
Example: Given a 4-bit input combination N=N 3 N 2 N 1 N 0, this function produces a 1 output for N=1,2,3,5,7,11,13, and 0 otherwise.  According to the.
CS 140 Lecture 4 Professor CK Cheng 4/11/02. Part I. Combinational Logic Implementation K-Map Given F R D Obj: Minimize sum of products Proc: Draw K-Map.
Gate-Level Minimization1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Computer Engineering (Logic Circuits) (Karnaugh Map)
ENEE244-02xx Digital Logic Design Lecture 10. Announcements HW4 assigned, due 10/9.
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying.
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
CS 140 Lecture 5 Professor CK Cheng CSE Dept. UC San Diego 1.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Simplifying Boolean Expressions Using K-Map Method
ITEC 352 Lecture 5 Low level components(3). Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map.
Switching functions The postulates and sets of Boolean logic are presented in generic terms without the elements of K being specified In EE we need to.
ECE 331 – Digital System Design
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU1 Final Exam Review Exam Time: MONDAY o dark 30 7:30AM this room.
Logic and Computer Design Simon Petruc-Naum CS 147 – Dr. S.M. Lee.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Combinational Logic Part 2: Karnaugh maps (quick).
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
PRASAD A. PAWASKAR SPN. NO DETE 2 SEMESTER lec1-11.
Gate-Level Minimization
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
CS1Q Computer Systems Lecture 7
ENGIN112 L6: More Boolean Algebra September 15, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 6 More Boolean Algebra A B.
ece Parity Used to check for errors Can be either ODD or EVEN Left most bit used as the indicator For EVEN, insert a 0 or a 1 so as to make the.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Minimization Karnaugh Maps
Conversion from one number base to another Binary arithmetic Equation simplification DeMorgan’s Laws Conversion to/from SOP/POS Reading equations from.
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
Karnaugh Maps (K-Maps)
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
EECS 270 Lecture 10. K-map “rules” – Only circle adjacent cells (remember edges are adjacent!) – Only circle groups that are powers of 2 (1, 2,
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
Lecture 5 More Boolean Algebra A B. Overview °Expressing Boolean functions °Relationships between algebraic equations, symbols, and truth tables °Simplification.
Digital Logic & Design Dr. Waseem Ikram Lecture 09.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
CHAPTER 3 Simplification of Boolean Functions
Homework Reading Machine Projects Labs
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
ECE 2110: Introduction to Digital Systems
CHAPTER 3 SETS AND BOOLEAN ALGEBRA
ECE 2110: Introduction to Digital Systems
ECE 331 – Digital System Design
Karnaugh Maps (K-Maps)
Instructor: Alexander Stoytchev
ECE 331 – Digital System Design
Analysis of Logic Circuits Example 1
Analysis of Logic Circuits Example 1
Principles & Applications
Karnaugh Map Method By: Asst Lec. Besma Nazar Nadhem
ECE 331 – Digital System Design
Presentation transcript:

ITEC 352 Lecture 4 Boolean logic / Karnaugh Maps

K-Maps / Boolean logic Review Truth tables Conversion between Multiplexers

K-Maps / Boolean logic Outline Multiplexers Math –Karnaugh Maps –Minterm / Maxterm –Relationship to gates

K-Maps / Boolean logic Multiplexers Purpose? Construction using gates

K-Maps / Boolean logic Demultiplexer Only passes a 1 through if the input is 1

K-Maps / Boolean logic Combinatio n Why would you combine a multiplexer and a de-multiplexer?

K-Maps / Boolean logic Canonical forms A Boolean expression can be expressed in a number of ways. –E.g., S = X’+Y*Z can also be represented as S = X’ + X’ + Y*Z Hence,we use canonical forms (or normalized forms) that are unique in representing in expressions. –Note, they need not be minimal – they are just unique. Two popular canonical forms: –Sum of products and Product of sums.

K-Maps / Boolean logic Minterms Minterm: Boolean function that is 1 in only one row of the truth table. –Example: what are the minterms of function s. –S=X’ +Y*Z –Represent the sum (s) function using minterms.

K-Maps / Boolean logic Maxterms Maxterm: Boolean function that is 0 in only one row of the truth table. For example, the function: –Example maxterms for the sum function. –S=X’ +Y*Z Exercise: express F = X + Y' * Z as product of sums (in terms of maxterms)

K-Maps / Boolean logic Class exercise Implement a majority function: –Given three inputs, the functions equals 1, if the majority of inputs are 1’s else it is a 0. Steps: –(a) Draw the truth table. –(b) Write down the function in a canonicalized way. –(c) Draw the circuit.

K-Maps / Boolean logic K-Maps 2 Level Maximum

K-Maps / Boolean logic Constructio n Variant of a truth table –Grid format Allows you to see patterns quickly

K-Maps / Boolean logic Terms Implicant: a single minterm or group of minterms that can be combined together on the K-map Prime-implicants: Implicant that can not be combined with another one to remove a literal Essential prime implicants: prime implicant that includes a minterm not covered by any other prime implicant

K-Maps / Boolean logic Exercise Reduce the following Boolean expression using a Karnaugh Map: F = A’BC + AB’C + ABC + ABC’

K-Maps / Boolean logic Review A few mathematical terms –Minterm –Maxterm Visualization technique for Boolean expressions