SVT September 22, 2005Alberto Annovi1 SVT & CPR upgrades SVT What is the SVTupgrade Why it is important Many upgrade steps at Fermilab: no shutdown what.

Slides:



Advertisements
Similar presentations
22 settembre 2004A. Annovi1 SVT upgrade status A. Annovi - Assisi, 22 settembre 2004.
Advertisements

The Road Warrior: first use of the Pulsar for SVT Elena Pedreschi, Marco Piendibene, Franco Spinella The problem: 5/5 + XFT To raise efficiency SVT can.
24 September 2002Paul Dauncey1 Trigger issues for the CALICE beam test Paul Dauncey Imperial College London, UK.
Stefano Lami 1CSN1 - Sep 24 th, 2003 CDF Preshower/Crack Detector Upgrade (CPR2) Replace old CPR and CCR (slow wire chambers) with detectors based on scintillator.
SVT L.Ristori1 SVT Workshop July 22, 2003 Summary (1) Minimal upgrade for run IIb silicon –Detailed bit level format for hits from HF’s to Mergers needs.
Simulation Tasks  Understanding Tracking  Understanding Hardware 1.Two types of tasks: a.Implementing known functions in ATLAS framework b.Understanding.
Using the Trigger Test Stand at CDF for Benchmarking CPU (and eventually GPU) Performance Wesley Ketchum (University of Chicago)
FTK poster F. Crescioli Alberto Annovi
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
An Asynchronous Level-1 Tracking Trigger for Future LHC Detector Upgrades A. Madorsky, D. Acosta University of Florida/Physics, POB , Gainesville,
SVT workshop October 27, 1998 XTF HB AM Stefano Belforte - INFN Pisa1 COMMON RULES ON OPERATION MODES RUN MODE: the board does what is needed to make SVT.
Cluster Finder Report Laura Sartori (INFN Pisa) For the L2Cal Team Chicago, Fermilab, Madrid, Padova, Penn, Pisa, Purdue.
Technical Part Laura Sartori. - System Overview - Hardware Configuration : description of the main tasks - L2 Decision CPU: algorithm timing analysis.
Commissioning Experience and Status Burkard Reisert (FNAL) L2 installation readiness review:
17-Aug-00 L.RistoriCDF Trigger Workshop1 SVT: current hardware status CRNowFinal Hit Finders64242 Mergers31616 Sequencers2312 AMboards4624 Hit Buffers21212.
The CDF Online Silicon Vertex Tracker I. Fiori INFN & University of Padova 7th International Conference on Advanced Technologies and Particle Physics Villa.
ICHEP 2002 First Heavy Flavor Results Using the Silicon Vertex Trigger A. Cerri.
AMB HW LOW LEVEL SIMULATION VS HW OUTPUT G. Volpi, INFN Pisa.
G. Volpi - INFN Frascati ANIMMA Search for rare SM or predicted BSM processes push the colliders intensity to new frontiers Rare processes are overwhelmed.
7/20/04Director's Review - SVT Upgrade1 Silicon Vertex Trigger (SVT) Upgrade J. Adelman, I. Furic, Y.K. Kim, M. Shochet, U.K. Yang (Chicago) T. Liu (Fermilab)
Roma, Riunione CSN1: Maggio 2004F. Bedeschi, INFN-Pisa 1/13 CDF  Stato del Tevatron  Stato del rivelatore  Upgrades in corso  Richieste finanziarie.
Alberto AnnoviFTK meeting - September 30, 2004 Ideas for a Fast-Track trigger processor - FTK... an evolution of the CDF Silicon Vertex Trigger (SVT) A.
New L2cal hardware and CPU timing Laura Sartori. - System overview - Hardware Configuration: a set of Pulsar boards receives, preprocess and merges the.
Pulsar Status For Peter. L2 decision crate L1L1 TRACKTRACK SVTSVT CLUSTERCLUSTER PHOTONPHOTON MUONMUON Magic Bus α CPU Technical requirement: need a FAST.
SVT Nov 7, 2002Luciano Ristori - Vertex2002_7Nov02.ppt1 SVT The CDF Silicon Vertex Trigger Vertex 2002 Luciano Ristori Istituto Nazionale di Fisica Nucleare.
Electronics for HPS Proposal September 20, 2010 S. Boyarinov 1 HPS DAQ Overview Sergey Boyarinov JLAB June 17, 2014.
CDF Run2b: CCR and CPR Upgrade status Michele_Giunta_INFN-Pisa_&_Università_di_Siena Bologna_22_04_2005.
The SVT Bypass (not for review) 1.Hardware description; 2.Possible applications; 3.Technical feasibility; 4.Hardware requirements/needs; estimate on firmware/software.
SVT April 2006Alberto Annovi- IFAE SVT L’upgrade del Silicon Vertex Trigger (SVT) di CDF IFAE 2006 Alberto Annovi Istituto Nazionale di Fisica Nucleare.
SVT workshop October 27, 1998Stefano Belforte - INFN Pisa1 SVT Vertical Slice Test Goals Schedule Hardware to be tested Software  pre-existing  developed.
A Fast Hardware Tracker for the ATLAS Trigger System A Fast Hardware Tracker for the ATLAS Trigger System Mark Neubauer 1, Laura Sartori 2 1 University.
Performances of the upgraded SVT The Silicon Vertex Trigger upgrade at CDF J.Adelman 1, A.Annovi 2, M.Aoki 3, A.Bardi 4, F.Bedeschi 4, S.Belforte 5, J.Bellinger.
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
System Demonstrator: status & planning The system demonstrator starts as “vertical slice”: The vertical slice will grow to include all FTK functions, but.
BEACH 04J. Piedra1 SiSA Tracking Silicon stand alone (SiSA) tracking optimization SiSA validation Matthew Herndon University of Wisconsin Joint Physics.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
Associative Memory design for the Fast Track processor (FTK) at Atlas I.Sacco (Scuola Superiore Sant’Anna) On behalf Amchip04 project (A. Annovi, M. Beretta,
Status of FTK & requests 2013 Paola Giannetti, INFN Pisa, for the FTK Group ATLAS Italia, Sep 5, 2012 Status of FTK work IMOU NEWS & Future steps TDR with.
Status of FTK Paola Giannetti, INFN Pisa, for the FTK Group ATLAS Italia, Fabruary 2, 2010 Status & Evolution of FTK (impact on Italian groups) Schedule.
Global Costs based on TP (6-10 y): ~1150 K€ Italy ~1150 K€ USA ~200 K€ Waseda ~300+ extra K€ new institutions Costs for 2013 run ~400 K€ Italy ~500 K€
Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Scope of the Project Current Status Schedule  Commissioning.
SVT 4/5 operation CDF meeting 1/16/2003 G. Punzi for the SVT group.
The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.
Summary of IAPP scientific activities into 4 years P. Giannetti INFN of Pisa.
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
Prin 2009 Bologna RU - Status Mauro Villa. Prin 2009 BO Goals Digital readout architectures for pixel chips – Space resolution 50 um, time resolution.
Status of FTK Paola Giannetti INFN Pisa for the FTK Group ATLAS Italia November 17, 2009.
UPDATE ON HARDWARE 1 1.VERTICAL SLICE & COOLING TESTS 1.ONLY a TEST STAND or a SMALL DEMONSTRATOR ?? 2.CRATE.
Outline The Pattern Matching and the Associative Memory (AM)
FTK: update on progress, problems, need
CLAS12 DAQ & Trigger Status
The Associative Memory – AM = Bingo
ATLAS calorimeter and topological trigger upgrades for Phase 1
More technical description:
Project definition and organization milestones & work-plan
Cost &Personnel Estimates Project Organization
Atlas: Upgrade Phase I Massimo Della Pietra.
Pending technical issues and plans to address and solve
L1Calo upgrade discussion
Overview of the ATLAS Fast Tracker (FTK) (daughter of the very successful CDF SVT) July 24, 2008 M. Shochet.
ATLAS L1Calo Phase2 Upgrade
FTK variable resolution pattern banks
Kevin Burkett Harvard University June 12, 2001
Example of DAQ Trigger issues for the SoLID experiment
The LHCb Level 1 trigger LHC Symposium, October 27, 2001
August 19th 2013 Alexandre Camsonne
SVT detector electronics
The Road Warrior: first use of the Pulsar for SVT
XFT2B: Plans and Tasks XFT Workshop FNAL 19 December 2003; p.1.
Presentation transcript:

SVT September 22, 2005Alberto Annovi1 SVT & CPR upgrades SVT What is the SVTupgrade Why it is important Many upgrade steps at Fermilab: no shutdown what has been done what has to be done CPR What is the CPR upgrade Performance results Short description

SVT September 22, 2005Alberto Annovi2 S VT UPGRADE S TATUS July : first AM++ & AMSRW Inside SVT The SVT team at work in Trigger room (90% italian) P. Giannetti for the SVT Upgrade group

SVT September 22, 2005Alberto Annovi3 Tsukuba Chicago Fermilab Chicago Pisa 1 st Pulsar: Sequencer & Road Warrior Associative Memory 512 kpatterns 2 nd Pulsar: Hit Buffer 3 nd Pulsar: Track Fitter

SVT September 22, 2005Alberto Annovi4 Large Impact on Upgrade from Italy (~20 names) AMchip03 project: Sartori, Tripiccione, Pedron, Schifano (FE) validation, test: Annovi, Dell’Orso, Giovacchini (PI) AM++ - LAMB Bardi, Giannetti (PI) RWBelforte, Carosi, Catastini, Spinella (TS-PI-SI) AMSRWBitossi, Giannetti, Piendibene, Spinella (PI) Software svtvme: Annovi, Giovacchini (PI) monitoring-configuration: Carosi, Simoni, Volpi (PI) simulation: Annovi, Cerri, Simoni, Torre (PI-LBL-SI) spymon: Di Ruzza, Rescigno (RO) Tests: Annovi, Giovacchini, Torre Installazione : Annovi, Dell’Orso, Giannetti, Giovacchini, Piendibene (PI), Torre (SI ), Di Ruzza, Rescigno (RO) USA: Adelman (TF++), Bellinger (software), Chappa (HB), Furic(HB), Maruyama (HB), Tang (mezz.), Shochet(mezz.) Project Leader: Alberto Annovi

SVT September 22, 2005Alberto Annovi5 TEMPI DI REALIZZAZIONE Nuova AM-board: inizio estate 2004 ( Pisa ) durante estate 2004: test con FPGA ( Pisa ) Progetto prototipo AM-chip: luglio 2004 ( Ferrara-Pisa ) consegna chip ~2 mesi – disponibile ad ottobre. Nuova LAMB: montare nuovo AM-chip a ottobre 2004 (Pisa) test del chip + scheda: ottobre – dicembre 2004 ( Pisa-Ferrara ) produzione: inizio 2005 ( Pisa-Ferrara ) installazione: estate 2005 ( Pisa-Ferrara ) Altri DAQ/Trigger upgrade: previsti nel 2006 Road Warrior :... (~60 k$ Fermilab) messa in opera entro fine Schedule

SVT September 22, 2005Alberto Annovi6 Real data Upgrade steps Board/software Validation (step # 0) Boards will be first tested in the test stand Then they will be tested parasitically with real data Need few slots in a test stand placed near SVT Hardware installation in 3 steps: 1.AMS/RW and AM++ inside SVT (July 29) 2.TF++ installed in ex-Road Warrior Pulsars  128 kpat 3.Install finally HB and 2 nd AM++ board  512 kpat Study of performances – firmware optimization (4 th step - 06) Other hardware improvements?? (5 th step – after 06.. may be) We are here Installation & commissioning parasitically without interrupting operations.

SVT September 22, 2005Alberto Annovi7 RW+TF: F>50  s = 21%

SVT September 22, 2005Alberto Annovi8 SVT timing w/TF++ TF++ Run w/TF last week (Similar luminosities ~85) As expected, core of timing stays the same, but significantly reduced tails (look at RMS) RMS=18 RMS=10.7

SVT September 22, 2005Alberto Annovi9 July: AM++ installation (1 st step) AMS/RW + one AM++ board have been installed with minimal impact AMBAMB AMBAMB AMSAMS MERGERMERGER HFHF HFHF HFHF HBHB TFTF AMS/RWAMS/RW AM++AM++ MERGERMERGER HFHF HFHF HFHF HBHB TFTF Compatible with old boards (can work with 32k patterns) Minimal re-cabling and reconfiguration Gain: 2  sec reduction on average SVT processing 30 due to RW moved before the HB. Total gain so far: ~8  sec at 115*10 30

SVT September 22, 2005Alberto Annovi10 impact on L1 bandwidth

SVT September 22, 2005Alberto Annovi11 impact on L1 bandwidth Dead time % L1 accept rate (Hz) Before SVT Upgrade Lumi 20-50E30 current SVT Upgrade Lumi 90E30 17KHz 23KHz +6kHz (+35%) L1A double inst. lumi. Now using SVT up to lumi 130E30 (cm-2s-1) Lumi 45E30

SVT September 22, 2005Alberto Annovi12 Conclusion Parasitic tests of all boards before installation AMS/RW, AM++ and TF have been installed before the shutdown (July- August) Complete the upgrade (November 2005) Optimize Track trigger : XFT-SVT-L2 processors fill L1 rate as much as possible (2006) May be after 2006…. GigaFitter (R&D proposed to Murst.)? More AM?? DONE To be DONE

SVT September 22, 2005Alberto Annovi13 Michele Giunta13 CPR UPGRADE_PEOPLE INFN Pisa (7 tecnici per un totale di 4 MU tra assembl. e montaggio) S. Lami A. Menzione R. Paoletti A. Scribano N. Turini M. Giunta Univ. Roma 1 ( 1 tecnico per un totale di circa 1 MU tra assembl. e montaggio) M. Iori INFN Pavia G. Introzzi Univ. Trieste & Udine (3 tecnici per un tot. di 2 MU tra assembl. e montaggio) A. Penzo G. Pauletta

SVT September 22, 2005Alberto Annovi14 Michele Giunta14 Position in the CDF detector is between Solenoid coil and calorimeter

SVT September 22, 2005Alberto Annovi15 Michele Giunta15 Installation 1

SVT September 22, 2005Alberto Annovi16 Michele Giunta16 CPR2 detector :: photos A DC B 125 mm

SVT September 22, 2005Alberto Annovi17 Random Tracks vs W electrons

SVT September 22, 2005Alberto Annovi18 Muon Candidates from Stream A Sent to Jun Suh for Installation in Simulation

SVT September 22, 2005Alberto Annovi19 Sample of Z->ee with 1 track in crack. Track Pt

SVT September 22, 2005Alberto Annovi20 SVT Backup slides backup slides

SVT September 22, 2005Alberto Annovi21 November: HB + AM++ enlargement (3 rd step) Status after new HB installation AM++AM++ AM++AM++ AMS/RWAMS/RW HFHF HFHF HFHF AM++AM++ AM++AM++ AMS/RWAMS/RW HFHF HFHF HFHF newHBnewHB newTFnewTF MERGERMERGER MERGERMERGER newHBnewHB newTFnewTF AMBUS slots Final configuration 512 kpat/wedge newTFnewTF newTFnewTF MERGERMERGER HFHF HFHF HFHF newHBnewHB MERGERMERGER HFHF HFHF HFHF AMS/RWAMS/RW AM++AM++ AMS/RWAMS/RW AM++AM++ newHBnewHB emptyempty

SVT September 22, 2005Alberto Annovi22 Preshower Occupancy Reference based on old detector New detector, far fewer hits from minimum bias particles

SVT September 22, 2005Alberto Annovi23 TF++ impact on L1 bandwidth

SVT September 22, 2005Alberto Annovi24 August: Track Fitter installation (2 nd step) After RW has been replaced by AMS/RW. Just reprogram the 12 RW boards with TF firmware 2- 3  sec gain at Lum=[91-81] *10 30 =25.1  sec =22.8  sec

SVT September 22, 2005Alberto Annovi25 L1 accept rate is bottle neck L1A rate ~ 20 kHz (vs 50kHz design) L1A rate limited by L2 exec time Rates L=100E30 (current luminosity): ~15kHz high Pt L1A ~15kHz TTT L1A (now PS = 2) Rates growing quadratically with luminosity Silicon readout SVT processing L2 decision processing Level 2 pipeline structure: Optimized but slower than design Upgrade in progress SVT upgrade has large impact on maximum L1A rate!

SVT September 22, 2005Alberto Annovi26 SVT: Silicon Vertex Trigger XFT tracks SVX hits Finding tracks in the silicon

SVT September 22, 2005Alberto Annovi27

SVT September 22, 2005Alberto Annovi28 Level 2 Asynchronous 3 Stage Pipeline 20  s Latency 300 Hz accept rate CDF DAQ & Trigger Detector Raw Data Level 1 pipeline: 42 clock cycles L1 Accept Level 2 Trigger Level 2 buffer: 4 events L2 Accept DAQ buffers L3 Farm Level MHz Synchromous Pipeline 5544 ns Latency 50 KHz accept rate To Mass Storage (50~100 Hz) 7.6 MHz Crossing rate SVT here Level 1 Trigger 50 kHz accept rate 20  s average Latency ~20 kHz actual ~35  s actual Tails are important

SVT September 22, 2005Alberto Annovi29 TF++ impact on L1 bandwidth

SVT September 22, 2005Alberto Annovi30 Year chip boards devel. Total 2003? 120 kE10 kE(test b.) 5 kE 135 kE 2004 Ferrara 10 kE (protot.) 30 kE 40 kE kE 100 kE (produc.) 153 k +40 kE +40 kE +50 kE +60 kE (MURST) Pisa Le Pulsar sono pagate dagli USA totale secondo upgrade 310k$

SVT September 22, 2005Alberto Annovi31 AM++ board (Pisa) Standard cell AMchip prototype working >40MHz –Production received: evaluating yield LAMB and AM++ vme board: –3 nd prototype build and tested –Need final test w/ board full of AMchips Building a 4 th AM++ vme board prototype –fix minor issues –Production available by June ON SCHEDULE

SVT September 22, 2005Alberto Annovi32 AMS/RW status (Pisa) AMS and RW firmware implemented and tested next step implement SVT firmware tools ON SCHEDULE Pisa had the most risky responsibilities, but we are now in very good shape

SVT September 22, 2005Alberto Annovi33 Non italian responsabilities Pulsars –Pulsar production arrived –Large RAM mezzanine production done –Small RAM mezzanine prototype under test –ON SCHEDULE TF –First firmware written –Standalone tests starting –ON SCHEDULE HB –Firmware writing just started –BEHIND SCHEDULE –More man power (firmware engineer joined)

SVT September 22, 2005Alberto Annovi34 Software and integration SOFTWARE –Work in progress –Critical part for test and installation –BEHIND SCHEDULE –project reorganized after internal review 4 main blocks identified coordinators assigned: R. Carosi, A. Annovi, A. Cerri, M. Rescigno –Additional man power (w.r.t. baseline) mostly Pisa people –CAN RECOVER INTEGRATION –Vertical slice parasitic test begun with AM++ and AMS/RW –Add boards as they become available Real data

SVT September 22, 2005Alberto Annovi35 Installation plan Fermilab goal was to install during the shutdown Shutdown postponed to October (at least) Plan to install 128kpatterns per wedge by July/August Installing also new TF (as soon as it is ready) Take advantage, as soon as possible, of better AM resolution RW function moved before HB faster TF

SVT September 22, 2005Alberto Annovi :better Timing  better algorithm (4 rd step) ScenA: Two_TRK2_Oppq_Dphi135_Sumpt5.5 x Increasing luminosity  Low SVT Background rejection x6 x3

SVT September 22, 2005Alberto Annovi37 Also Scenario C shows exactly same problem ScenC: Two_TRK2.5_Oppq_Dphi135_Sumpt6.5 x2 x6 x3

SVT September 22, 2005Alberto Annovi38 First very good idea: veto events with a large number of interactions MORE SVT studies: 1)Limited # fits per road 2)Adjust Chi**2 cut 3)Adjust Hit Finder THRs 4) Use new XFT infos (z?) 5) Adjust L2 processor algorithms

SVT September 22, 2005Alberto Annovi39 HOW to fill the available L1 bandwidth (step 4)?? A lot of discussion!! 25kHz 10 % dead time New Trigger Table

SVT September 22, 2005Alberto Annovi40 SVT before July SVT00 Tracking SVT01 Tracking SVT07 4 Road Warrior SVT02 Tracking SVT06 Final MRG GB SVT03 Tracking SVT05 Tracking SVT04 Tracking SVT08 8 Road Warrior AMBAMB AMBAMB AMSAMS MERGERMERGER HFHF HFHF HFHF HBHB TFTF AMBAMB AMBAMB AMSAMS MERGERMERGER HFHF HFHF HFHF HBHB TFTF SVT tracking crate (2 wedges) RWRW RWRW 8 8 cables Need extra crate

SVT September 22, 2005Alberto Annovi41 Final configuration SVT00 Tracking SVT01 Tracking SVT07 4 Hit buffer SVT02 Tracking SVT06 2 Hit buffer SVT03 Tracking SVT05 Tracking SVT04 Tracking SVT09 8 Track fitter SVT08 Final MRG GB 4 TF AM++AM++ AM++AM++ AMS/RWAMS/RW HFHF HFHF HFHF AM++AM++ AM++AM++ AMS/RWAMS/RW HFHF HFHF HFHF newHBnewHB SVT tracking crate (2 wedges) newTFnewTF MERGERMERGER MERGERMERGER newHBnewHB newTFnewTF 12 cables AMBUS slots to LVL2 1