Silicon Wafer in Production: Type and Specification By Assoc. Prof. Dr. Uda Hashim School of Microelectronic Engineering.

Slides:



Advertisements
Similar presentations
Semiconductor Device Physics
Advertisements

by Alexander Glavtchev
FABRICATION PROCESSES
Eija Tuominen Siena TEST BEAM RESULTS OF A LARGE AREA STRIP DETECTOR MADE ON HIGH RESISTIVITY CZOCHRALSKI SILICON Helsinki Institute of Physics,
Metal Oxide Semiconductor Field Effect Transistors
Wally Dream Job.
Machine Tools And Devices For Special Technologies Semiconductive component manufacturing Slovak University of Technology Faculty of Material Science and.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Integrated Circuits (ICs)
How a chip is made November 15, 2011.
Microelectronics & Device Fabrication. Vacuum Tube Devices Thermionic valve Two (di) Electrodes (ode)
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2012.
Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Device Fabrication Example
J. H. Woo, Department of Electrical & Computer Engineering Texas A&M University GEOMETRIC RELIEF OF STRAINED GaAs ON NANO-SCALE GROWTH AREA.
Gallium Arsenide (GaAs) the Savior of the Semiconductor Neil Troy.
Chapter 3 Manufacturing Wafers 半導體製程 材料科學與工程研究所 張翼 教授.
Chapter 1 Crystal Growth Wafer Preparation.
SOLAR CELL PRESENTED BY ANJALI PATRA ANKITA TRIPATHY BRANCH-EEE.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Dilbert. Dilbert Wal-Mart Apple Computer Started about the same time as Microsoft Was founded by Steve Jobs and Steve Wosniak in a garage.
How Chips Are Made? May 21 st, Agenda Introduction How Chips are made? How Transistors are made? How Chips are made? Question and Answers.
Lecture on Integrated Circuits (ICs)
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
Crystal Growth Techniques
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Chapter 4 Overview of Wafer Fabrication
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Some Aspects of Epitaxial Silicon (Based on my previous life at Okmetic.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Sand. Made up of 25 percent silicon, is, after oxygen, the second most abundant chemical element that's in the earth's crust. Sand, especially quartz,
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Elemental silicon is melted and grown into a single crystal ingot Single crystal ingot being grown Completed silicon ingot.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
IEEE’s Hands on Practical Electronics (HOPE) Lesson 5: Silicon, Breadboards.
CMOS VLSI Fabrication.
CMOS FABRICATION.
Io School of Microelectronic Engineering Lecture III Single Crystal Silicon Wafer Manufacturing.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
Solid State Synthesis Czochralski Method
Chapter 1 Basic semiconductor properties. What is a Semiconductor? Low resistivity : 10  6  10  4  cm => conductor High resistivity : 
P RESENTATION ON MONOLITHIC MICROWAVE INTEGRATED CIRCUITS PASSIVE COMPONENTS SUBMITTED BY:- AJAY KAUSHIK(088/ECE/09 ) NAMAN KUMAR(082/ECE/09 )
Deposition Techniques
Welcome to CRYSYS The leading supplier of high quality GaAs substrates
Integrated Circuits.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
What is IC????? An integrated circuit (IC), sometimes called a chip or microchip, is a semiconductor wafer on which thousands or millions of tiny resistors,
Prof. Jang-Ung Park (박장웅)
Basic Crystallography
Metal Semiconductor Field Effect Transistors
Silicon Epitaxial Wafer for Discrete
積體電路元件與製程 半導體物理 半導體元件 PN junction CMOS 製程.
Technology advancement in computer architecture
From Sand to Electronics.
Top-down and Bottom-up Processes
Thermal oxidation Growth Rate
SEMICONDUCTORS Properties
Wally Dream Job.
BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.
Elemental silicon is melted and grown into a single crystal ingot
Epitaxial Deposition
Strained Silicon Aaron Prager EE 666 April 21, 2005.
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

Silicon Wafer in Production: Type and Specification By Assoc. Prof. Dr. Uda Hashim School of Microelectronic Engineering

Silicon Wafers: Basic unit Silicon Wafers Basic processing unit 150, 200, 300 mm disk, 0.5 mm thick Newest ones 300 mm (12 inches) Typical process wafers/run Each wafer: 's of microchips (die) Wafer cost $10 - $100's 200 mm wafer weight Kg Typical processing costs $1200/wafer (200 mm) Typical processed wafer value $11,000(all products, modest yield) Value/Mass of processed wafer $275,000/Kg

Conversion of Raw Sand into Metallurgical Grade Silicon

Comparison of Cz and Fz growing Methods

Comparison of Material Properties and requirements for VLSI

Current common Si Wafer Sizes Since 1994 common sizes: 200 mm (8 inch) state of art fabrication 150 mm (6 inch) most 2nd level to front line fabs 125 mm (5 inch) Bastard size (only a few facilities) 100 mm (4 inch) Smallest production wafers: research 75 mm (3 inch) Obsolete size: still used in research (special order: more expensive than 4 inch) 300 mm (12 inch) now in some production Basically need to rebuild entire fab to change wafer size

General Wafer Specs Orientation type –, Crystal growth type –Cz –Fz (Float Zone) Substrate Type –Si substrate –Ge substrate –GaAs –InP –SiGe

Si Wafer Types in Production Reclaim (Dummy) wafer Test wafer Prime wafer –Si Wafer –SOI Wafer

Reclaimed Silicon Wafers As larger diameter silicon wafers were being developed, pricing for the larger diameter wafers increased. In order to provide cost savings to customers, the wafer reclaim process was developed. Reclaiming wafers is a process in which, the wafers are stripped of films, metals or other contaminants, cleaned and then polished to a customer’s specification. This allows customers to get three and four uses out of one wafer, instead of having to buy new wafers each time. This service has become especially popular since the introduction of 300 mm wafers. Considering 300 mm wafers can cost anywhere from $600 each, many customers wanted to get the most usage as possible out of each wafer. Different types of reclaim can be provided depending on the condition of the wafers. The customer specifies how clean and flat the wafers need to be after the reclaim process is finished. The wafers can also be sorted into specific groups for resistivity, thickness, type and dopant or any specification that is of particular interest to you or your project.

Test Wafer Test Silicon wafers are ideal for running equipment tests, research and development, experiments and many other applications. We supply very high quality test grade wafers and sometimes there is very little difference between a test grade and prime grade wafer. Test wafers are manufactured in all diameters. Furnace Grade Furnace grade wafers have very tightly controlled electrical characteristics. Typically they are used for high temperature applications or thin film depositions. Furnace grade wafers display very tightly controlled Oxygen content, resistivity, radial resistivity gradient (RRG) and carbon content. The wafers are also doped very evenly. All of these factors help films grow uniformly without slip lines or stress fractures. Lithography Grade Lithography grade wafers are used for lithography or photolithography applications that require wafers to have very tightly controlled metrology. Litho wafers have a very tight site flatness specification that provides little variation in thickness from site to site making for a very flat wafer.

Mechanical Grade –Mechanical grade wafers are usually 300 mm wafers. Although the specifications can be applied to any diameter wafer, the term “mechanical grade” most often refers to a 300 mm specification. –Mechanical grade wafers are also referred to as handling wafers. Mechanical grade specifications aren’t quite as stringent as most other wafer grades. Example of mechanical grade specifications. : Diameter: 300 +/- 0.5 mm Type/Dopant: P/Boron Orientation: {100} +/- 1º Growth Method: Cz Resistivity: Ω-cm Thickness: μm Front Surface: Polished Back Surface: Polished Notch: SEMI Standard

Particle Grade Particle grade wafers typically refer to 300 mm wafers and have a minimal amount of contaminants, or particles. Particles are measured at various sizes, 0.09 μm, 0.12 μm, 0.16 μm, 0.20 and 0.30 are common specifications. The number of particles at a certain size is limited to a predetermined number, 10, 20, 50, etc. The specification is written: μm. This means there are less than or equal to 50 particles greater than 0.12 μm in size on the entire wafer. Considering one human hair is approximately 1 μm thick, these particles are very small and cannot be seen with the naked eye. The smallest particle that can be seen with the naked eye is 0.5 μm. Particle Grade wafers are considered to be very clean. Depending on the user’s application, there are a couple of specifications that can be considered particle grade. Here are a couple of particle grade specification. Diameter: 300 +/- 0.5 mm Type/Dopant: P/Boron Orientation: {100} +/- 1º Growth Method: Cz Resistivity: 1-30 Ω-cm Radial Resistivity Gradient (RRG): =0.09 μm Back Surface: Polished

Prime wafer –Prime Silicon wafers are high quality wafers. While they have many different applications, they are most often used as a surface to build electronic devices on, such as microchips for a laptop computer. Prime wafers have tightly controlled resistivity, metals, flatness and particle counts and often times customers have very unique specifications. –Some prime wafers have an epitaxial layer grown onto the wafer to provide an even smoother surface for building devices or depositing films. The “Epi” layer is doped separately, so the layer can have its own specific electrical characteristics.

Silicon On Insulator (SOI) Wafers The technology for SOI wafers has been around for more than 20 years. However it was never seen as a cost-effective method for manufacturing semiconductors until recently. One challenge chip manufacturers are constantly encountering is heat. When electronic devices built on top of wafers operate, they give off heat; excessive heat causes the device to malfunction. A number of different solutions have been developed, but, as the space between circuits grows smaller and smaller, more power is running through microchips then ever before. One solution is the SOI wafer. There are two types of SOI wafers. Thin film SOI wafers have a device layer 1.5 μm.

Example Wafer Specification

Wafer Specs Growth Dia.TypeDopantOrientationResistivity Thickne ss SurfaceGrade Method Cz100NANTIMONY P/EPRIME Cz100NPHOS 1 to P/EPRIME Cz100NPHOS 1 to P/ETEST Cz100NPHOS 1 to P/EPRIME Cz100NPHOS 1 to P/EPRIME Cz100PBORON 1 to P/ETEST Cz100PBORON 1 to P/EPRIME Cz100PBORON 1 to P/EPRIME Cz100PBORON 1 to P/ETEST