Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,

Slides:



Advertisements
Similar presentations
Encoders Three-state devices Multiplexers
Advertisements

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
System Digital Encoder, Decoder, and Contoh Penerapanya.
ECE 2372 Modern Digital System Design Section 4.4 Mutiplexers - Demultiplexers 1.
RADIO FREQUENCY MODULE. Introduction  An RF module is a small electronic circuit used to transmit and receive radio signals.  As the name suggests,
COE 202: Digital Logic Design Combinational Circuits Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
Communicating With Devices Interrupts Lecture 10.4 Section 10.6.
Combinatorial Logic Design Process. Example: Three 1s pattern detector Detect whether a pattern of at least three adjacent 1s occurs anywhere in an 8-bit.
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.
Logic Gates Combinational Circuits
Combinational Logic Chapter 4.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
Decoders and Multiplexers Prof. Sin-Min Lee Department of Computer Science San Jose State University.
DIGITAL COMPONENTS By Sohaib.
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
Combinational Logic Design
Combinational Circuit – Arithmetic Circuit
Three-state devices Multiplexers
WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Digital Logic Problems (II) Prof. Sin-Min Lee Department of Mathematics and Computer Science.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
Combinational Design, Part 3: Functional Blocks
1 Combinational Logic Design Digital Computer Logic Kashif Bashir
Mux 2.1 Multiplexers and De-Multiplexers 2: ©Paul Godin Updated November 2007.
Digital Logic Design Lecture # 9 University of Tehran.
Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,
Morgan Kaufmann Publishers
ELE22MIC Lecture 9 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR Parallel to Serial Data Conversion External Address Bus Latching Address.
Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Three-state devices Multiplexers.
Outline MSI Parts as a Decoder Multiplexer Three State Buffer MSI Parts as a Multiplexer Realization of Switching Functions Using Multiplexers.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Multiplexers and De-Multiplexers
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
Multiplexers & Decoders By: Jason Pitts CS 147 Spring 2010.
A multiplexer (MUX) selects one data line from two or more input lines and routes data from the selected line to the output. The particular data line that.
Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Multiplexer.
Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Multiplexer.
EKT 124 MUX AND DEMUX.
Computer Science 210 Computer Organization
CS221: Digital Logic Design Combinational Circuits 3
CSE 140 Lecture 12 Combinational Standard Modules
Combinational Circuits
More Devices: Control (Making Choices)
The Multiplexer Multi what?
What is a Multiplexer (MUX)?
CSE 140 Lecture 12 Combinational Standard Modules
Computer Science 210 Computer Organization
EET107/3 DIGITAL ELECTRONICS 1
Lecture 8 Logistics Last lecture Last last lecture Today
Programmable Logic Devices
COE 202: Digital Logic Design Combinational Circuits Part 3
Lecture 10 Logistics Last lecture Today
Multiplexers For the rest of the day, we’ll study multiplexers, which are just as commonly used as the decoders we presented last time. Again, These serve.
Digital System Design Combinational Logic
Arithmetic Circuits.
ECE2030 HW-6.
Presentation transcript:

Multiplexer

A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence, a MUX can take many data bits and put them, one at a time, on a single output data line in a particular sequence. This is an example of transforming parallel data to serial data. A demultiplexer (DEMUX) performs the inverse operation, taking one input and sending it to one of many possible outputs. Again the output line is selected using an address.

A MUX-DEMUX pair can be used to convert data to serial form for transmission, thus reducing the number of required transmission lines. The address bits are shared by the MUX and DEMUX at each end. If n data bits are to be transmitted, then after multiplexing, the number of separate lines required is log2 n + 1, compared to n without the conversion to serial. Hence for large n the saving can be substantial.

A multiplexer is a circuit with 2n data inputs, onedata output and n control inputs that select oneof the outputs. The selected data input is selected “gated”(routed) to the output. The n inputs encode an n-bit number thatspecifies which input is selected as the output.

Multiplexers consist of two functionally separate components, a decoder and some switches or gates. The decoder interprets the input address to select a single data bit. We use the example of a 4-bit MUX in the following section to illustrate how this works.

We wish to design a 4-bit multiplexer. The block diagram is given in Fig. 9. There are 4 input data bits D0{D3, 2 input address bits A0 and A1, one serial output data bit Q, and an (optional) enable bit E which is used for expansion (discussed later). First we will design the decoder. A 4-bit MUX Design