Computer Organization and Architecture

Slides:



Advertisements
Similar presentations
Chapter 5 Internal Memory
Advertisements

Computer Engineering II
Computer Organization and Architecture
+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.
5-1 Memory System. Logical Memory Map. Each location size is one byte (Byte Addressable) Logical Memory Map. Each location size is one byte (Byte Addressable)
Computer Organization and Architecture
Chapter 5 Internal Memory
Memory and Storage - Sheetal Gosrani. Overview Memory Hierarchy RAM Memory Chip Organization ROM Flash Memory.
CSCI 4717/5717 Computer Architecture
F1020/F1031 COMPUTER HARDWARE MEMORY. Read-only Memory (ROM) Basic instructions for booting the computer and loading the operating system are stored in.
CH05 Internal Memory Computer Memory System Overview Semiconductor Main Memory Cache Memory Pentium II and PowerPC Cache Organizations Advanced DRAM Organization.
Lecture # 13 Memory and Storage
5.1 Semiconductor main memory  Organization The basic element of a semiconductor memory is the memory cell. Semiconductor memory cells properties: 1.
Memory Hierarchy.
Faculty of Information Technology Department of Computer Science Computer Organization and Assembly Language Chapter 5 Internal Memory.
CHAPTER 5 INTERNAL MEMORY
ECE 456 Computer Architecture
Chapter 5 Internal Memory. Semiconductor Memory Types.
Memory /27/081ECE Lecture 13 Memory 2.
Chapter 8 Memory Interface
MODULE 5: Main Memory.
Computer Engineering II 4 th year, Communications Engineering Winter 2014 Dr. Tamer Samy Gaafar Dept. of Computer & Systems Engineering.
Chapter 3 Internal Memory. Objectives  To describe the types of memory used for the main memory  To discuss about errors and error corrections in the.
Internal Memory.
Digital Logic Design Instructor: Kasım Sinan YILDIRIM
+ CS 325: CS Hardware and Software Organization and Architecture Memory Organization.
Chapter 6: Internal Memory Computer Architecture Chapter 6 : Internal Memory Memory Processor Input/Output.
Chapter 4: MEMORY Internal Memory.
Memory Cell Operation.
Computer system & Architecture
Computer Architecture Lecture 24 Fasih ur Rehman.
COMPUTER ORGANIZATIONS CSNB123 Ver.1Systems and Networking1.
Semiconductor Memory Types
Chapter 5 Internal Memory. contents  Semiconductor main memory - organisation - organisation - DRAM and SRAM - DRAM and SRAM - types of ROM - types of.
Computer Architecture Chapter (5): Internal Memory
Chapter 5 - Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization.
Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 7th Edition
Internal Memory.
Module IV Memory Organization.
William Stallings Computer Organization and Architecture 7th Edition
COMPUTER ORGANISATION AND ARCHITECTURE
William Stallings Computer Organization and Architecture 8th Edition
Module IV Memory Organization.
Computer Architecture
William Stallings Computer Organization and Architecture 7th Edition
William Stallings Computer Organization and Architecture 8th Edition
BIC 10503: COMPUTER ARCHITECTURE
MICROPROCESSOR MEMORY ORGANIZATION
AKT211 – CAO 07 – Computer Memory
Chapter 4 Internal Memory
William Stallings Computer Organization and Architecture 8th Edition
Jazan University, Jazan KSA
Presentation transcript:

Computer Organization and Architecture Internal Memory

Semiconductor Memory Types

Semiconductor Memory RAM Misnamed as all semiconductor memory is random access Read/Write Volatile Temporary storage Static or dynamic

Memory Cell Operation

Bits stored as charge in capacitors Charges leak Dynamic RAM Bits stored as charge in capacitors Charges leak Need refreshing even when powered Simpler construction Smaller per bit Less expensive Need refresh circuits Slower Main memory Essentially analogue Level of charge determines value

Dynamic RAM Structure

DRAM Operation Address line active when bit read or written Write Read Transistor switch closed (current flows) Write Voltage to bit line High for 1 low for 0 Then signal address line Transfers charge to capacitor Read Address line selected transistor turns on Charge from capacitor fed via bit line to sense amplifier Compares with reference value to determine 0 or 1 Capacitor charge must be restored

Bits stored as on/off switches No charges to leak Static RAM Bits stored as on/off switches No charges to leak No refreshing needed when powered More complex construction Larger per bit More expensive Does not need refresh circuits Faster Cache Digital Uses flip-flops

Static RAM Structure

Transistor arrangement gives stable logic state State 1 Static RAM Operation Transistor arrangement gives stable logic state State 1 C1 high, C2 low T1 T4 off, T2 T3 on State 0 C2 high, C1 low T2 T3 off, T1 T4 on Address line transistors T5 T6 is switch Write – apply value to B & compliment to B Read – value is on line B

SRAM v DRAM Both volatile Dynamic cell Static Power needed to preserve data Dynamic cell Simpler to build, smaller More dense Less expensive Needs refresh Larger memory units Static Faster Cache

Library subroutines for frequently wanted functions Read Only Memory (ROM) Permanent storage Nonvolatile Microprogramming Library subroutines for frequently wanted functions Systems programs (BIOS) Function tables

Written during manufacture Programmable (once) Types of ROM Written during manufacture Very expensive for small runs Programmable (once) PROM Needs special equipment to program Read “mostly” Erasable Programmable (EPROM) Erased by UV Electrically Erasable (EEPROM) Takes much longer to write than read Flash memory Erase whole memory electrically

Organisation in detail A 16Mbit chip can be organised as 1M of 16 bit words A bit per chip system has 16 slots of 1Mbit chip with bit 1 of each word in chip 1 and so on A 16Mbit chip can be organised as a 2048 x 2048 x 4bit array Reduces number of address pins Multiplex row address and column address 11 pins to address (211=2048) Adding one more pin doubles range of values so x4 capacity

Refreshing Refresh circuit included on chip Disable chip Count through rows Read & Write back Takes time Slows down apparent performance

Typical 16 Mb DRAM (4M x 4)

Packaging

256kByte Module Organisation

1MByte Module Organisation

Detected using Hamming error correcting code Error Correction Hard Failure Permanent defect Soft Error Random, non-destructive No permanent damage to memory Detected using Hamming error correcting code

Error Correcting Code Function