Open AUC Update CFA & Sednterp San Antonio 2012. HARDWARE Open AUC.

Slides:



Advertisements
Similar presentations
Yokogawa Network Solutions Presents:
Advertisements

Operating System.
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
VEX Robotics Platform and ROBOTC Software Introduction.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
Photolithography Machine Control System Ben Conrad and Mark Edwards Projects in Computer Engineering II December 9, 2003.
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
Word Processing, Web Browsing, File Access, etc. Windows Operating System (Kernel) Window (GUI) Platform Dependent Code Virtual Memory “Swap” Block Data.
1 QED In Vivo USB Input Output Box configuration This tutorial contains a number of instructions embedded in a great deal of explanation. Procedures that.
GigE Knowledge. BODE, Company Profile Page: 2 Table of contents  GigE Benefits  Network Card and Jumbo Frames  Camera - IP address obtainment  Multi.
EtherCAT Driver for Remote I/O James Rowland, Ronaldo Mercado and Nick Rees.
02/13/2002Team Epimetheus1 Team Epimetheus Wireless Robot Module Matt Beerman John Fatica Hubert Ho Erik Justen Brad Kramer Matt Rankin Karl Yeh EE682.
CSIT 320 (Blum)1 Client-Server Interaction Based on Appendix 1 in Computer Networks and Internets, Comer.
VEX Robotics Platform and ROBOTC Software
INTRODUCTION TO WEB DATABASE PROGRAMMING
ALMA Real Time Control System Jeff Kern Ralph Marson, Thomas Juerges.
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
Chapter 7 Microsoft Windows XP. Windows XP Versions XP Home XP Home XP Professional XP Professional XP Professional 64-Bit XP Professional 64-Bit XP Media.
Applied Control Systems Technology. © t 4 Galway Education Centre 2 Applied Control Systems Inputs Push switches L.D.R. Microphone Tilt switch Infrared.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Wireless Intelligent Sensor Modules for Home Monitoring and Control Presented by: BUI, Phuong Nhung, 裴芳绒 António M. Silva1, Alexandre Correia1, António.
A+ Guide to Software Managing, Maintaining and Troubleshooting THIRD EDITION Chapter 2 How an OS Works with Hardware and Other Software.
Introduction to the VEX ® Robotics Platform and ROBOTC Software © 2012 Project Lead The Way, Inc.Principles of Engineering.
Slide 1 DESIGN, IMPLEMENTATION, AND PERFORMANCE ANALYSIS OF THE ISCSI PROTOCOL FOR SCSI OVER TCP/IP By Anshul Chadda (Trebia Networks)-Speaker Ashish Palekar.
NCSX NCSX Preliminary Design Review ‒ October 7-9, 2003 G. Oliaro 1 G. Oliaro - WBS 5 Central Instrumentation/Data Acquisition and Controls Princeton Plasma.
How Hardware and Software Work Together
IST 222 Introduction to Operating Systems Fall, 2004.
I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.
GBT Interface Card for a Linux Computer Carson Teale 1.
BLU-ICE and the Distributed Control System Constraints for Software Development Strategies Timothy M. McPhillips Stanford Synchrotron Radiation Laboratory.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
KEOPS.Pack&Ship Desktop June, KEOPS KEOPS.Pack&Ship Desktop is a software toolkit you can integrate into your Warehouse Management System to :
LCLS Undulator Positioning Control System Shifu Xu, Joseph Xu, Josh Stein Control Group, AES/APS, ANL June 15, 2006.
Other Chapters From the text by Valvano: Introduction to Embedded Systems: Interfacing to the Freescale 9S12.
Computer Emergency Notification System (CENS)
DELTA TAU Data Systems, Inc. 1 UMAC TurboTurbo PMAC PCIGeo Drive Single Source Machine Control motion logic data Power PMAC Operational Summary November.
MACCE and Real-Time Schedulers Steve Roberts EEL 6897.
Linux Architecture Overview 1. Initialization Uboot – hardware init, loads kernel Kernel – remaining initialization, calls “init” Init – 1 st process,
Author Wayne M. Koski EVLA Monitor & Control Hardware PDR March 13, EVLA Monitor and Control Module Interface Board (MIB) Design.
Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
4/19/20021 TCPSplitter: A Reconfigurable Hardware Based TCP Flow Monitor David V. Schuehler.
Integrate Full-Text Retrieval with Digital Archives System Reporter : Chia-Hao Lee Computer System and Communication Lab, Academia Sinica Institute of.
ICPDAS EtherCAT Solution
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.
Mark E. Fuller Senior Principal Instructor Oracle University Oracle Corporation.
Introduction to training
Academic PowerPoint Computer System – Architecture.
Mark Randall & Kevin Claycomb Faculty Advisor: David Mitchell Industrial Sponsor: IEEE.
Ethernet Bomber Ethernet Packet Generator for network analysis
How to combine IRIS products Available APIs Examples of integrations Ole Andersen Senior Strategic Account Manager.
TDAQ Experience in the BNL Liquid Argon Calorimeter Test Facility Denis Oliveira Damazio (BNL), George Redlinger (BNL).
Cloud Computing – UNIT - II. VIRTUALIZATION Virtualization Hiding the reality The mantra of smart computing is to intelligently hide the reality Binary->
Kernel Expanded version of Kodak’s AMX kernel Features –Uses Preemptive Priority Scheduling –Multithreading –Multitasking.
SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
Team Epimetheus Wireless Robot Module
The software side of the moon
Linux Operating System Architecture
UNIV 103 CS Majors Seminar Dr. Blaise W. Liffick Fall 2017.
The U880 CPU within the Robotron 1715
Combiner functionalities
Time Gathering Systems Secure Data Collection for IBM System i Server
Information Technology Ms. Abeer Helwa
Computer components is a programmable machine that receives input, stores and manipulates data, and provides output in a useful format. Computer The computer.
Presentation transcript:

Open AUC Update CFA & Sednterp San Antonio 2012

HARDWARE Open AUC

CFA 5 feet 3 feet

Rotor Fiber composite  Titanium inserts 8-hole 60,000 rpm 6.5 cm center Uses current cells In situ temperature measurement In testing

Electronic interfaces Synchronizer RAM Master clock 14-bit 5 MHz A/DSource/detector control Power supply & stack

Multiple synchronizing modes  Open collection Fluorescence  Once in a revolution HRI, MWA  Many times per revolution LALS 0.1 o resolution and accuracy  Offset, delay, duration for each revolution  Number of repeats per acquisition event 1 to infinity  Background computer updating CFA Synchronizer Synchronizer Master clock

CFA ‘Stack’ architecture Up to 15 stacks  Up to 7 boards/stack Master clock  8 MHz auto ranging Synchronizer 14-bit DAC 3x1-Mbyte RAM Source/detector control  Each board knows its address Address: Optical track, stack, board number, board type Polled on software start up 10 cm Power supply Master clock Synchro DAC Memory SrcDetCTRL 10 cm 15 cm

48-bit parallel DIO  11 bit address/command 4-bit “stack” address 3-bit board address 4-bit command  16 bits data out  16 bits data in μ s Data acquisition bus

Motion control Provisions for  Stepping motors  Linear motors  Servo motors Common interface Stepping motor driven monochromator Servo driven optical platform Linear motor scanner

Motion control subsystem Separate computer Token ring network Up to 255 trajectory generators  Ramp speed up/down  Event generation  Encoded position  Threaded TG1 TG2 TG3 TG4 TGi CPU CFA motion control Motion Control Optical tracks Master daemon

MWA Absorbance optics 0.06 OD Scan interval = 10 – 15 seconds

CFA Software subsystems Master Daemon- communications/UI Machine- vacuum, temp control, rpm Motion control- steppers, servos, linears μs DIO- clocks, synchros, DACs, memory ms DIO- address, temp logger, A/D Optical tracks- sources, detectors Experiment- setup, protocol Sednterp2- solutions, calculations System integration

CFA schematic Master Daemon OT1 S2 S3 S4 S1 D1 D2 D3 D4 OT2 S2 S3 S4 S1 D1 D2 D3 D4 OT3 S2 S3 S4 S1 D1 D2 D3 D4 Experiment Machine μs DIO ms DIO Motion Control D1 Stack D1 Motion S2 Stack S2 Motion D2 Stack D2 Motion S3 Stack S3 Motion S1 Stack S1 Motion D4 Stack D4 Motion S4Stack S4 Motion D3 Stack D3Motion D1 Stack D1 Motion S2 Stack S2 Motion D2 Stack D2 Motion S3 Stack S3 Motion S1 Stack S1 Motion D4 Stack D4 Motion S4Stack S4 Motion D3 Stack D3Motion D1 Stack D1 Motion S2 Stack S2 Motion D2 Stack D2 Motion S3 Stack S3 Motion S1 Stack S1 Motion D4 Stack D4 Motion S4Stack S4 Motion D3 Stack D3Motion Sednterp2 External programs

Experiment subsystem User  Login (optional) Setup  Rotor, cells, channels, windows, etc. Samples  Match with channels  Sednterp 2 Protocol  Which optical systems with which samples Number of scans, delay, interval Advanced- optical system characteristics (e.g. gains)  RPM, temperature, wait before starting

CFA software status SubsystemDesignBuild Test DriverIntegration Machine √√√√ Motion control √√√√ μs DIO √√√√ ms DIO √√√√ Master Daemon √√√ Optical tracks √√ Experiment √√ Sednterp 2 √√√

SEDNTERP 2 Update on

Sednterp 2 Based on Sednterp 1  Thanks to John Philo Same calculations Same logic Imports existing Sednterp 1 data Multiple versions  Windows XP  7  Mac OSs  Linux  Web

What’s new in Sednterp 2 Uses “daemon” model  SQLite DB  Javascript computations in modules  Rendering engines for desktop & web  Public web version in May David Hayes’ help file now is a Wiki  PDF version available for “unconnected” computers Daemon has TCP/IP socket  Allows external programs to use Sednterp 2  XML commands documented  CFA software will use this

Why use Java script? No recompilation  New Computations  New Tables of values  New User interfaces  New Graphs  E.g. Concentration unit conversion Download:

Many thanks to Bo Demeler Helmut Cölfen Michael Brigham-Burke BITC John Philo David Hayes Walter Stafford Jack Correia