Resonant Tunnelling Devices A survey on their progress.

Slides:



Advertisements
Similar presentations
1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.
Advertisements

Beyond CMOS CTSG Dec. 15, 2009 Work in Progress: Not for Distribution Beyond CMOS CTSG IRC Meeting December 15, 2009 DRAFT.
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference ITRS FEP Challenges Continued scaling will require the introduction of new materials.
Silicon on Insulator Advanced Electronic Devices Karthik Swaminathan.
Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.
by Alexander Glavtchev
Alain Espinosa Thin Gate Insulators Nanoscale Silicon Technology PresentersTopics Mike DuffyDouble-gate CMOS Eric DattoliStrained Silicon.
Single Electron Devices Single-electron Transistors
NanoFabric Chang Seok Bae. nanoFabric nanoFabric : an array of connect nanoBlocks nanoBlock : logic block that can be progammed to implement Boolean function.
Digital Electronics Logic Families TTL and CMOS.
Metal Oxide Semiconductor Field Effect Transistors
From analog to digital circuits A phenomenological overview Bogdan Roman.
Lateral Asymmetric Channel (LAC) Transistors
ITRS Emerging Logic Device working group George Bourianoff, Intel San Francisco, Ca July 10, 2011 April 10, ERD Meeting Potsdam, Germany 1.
Resonant Tunneling Diodes (RTDs) Ni, Man EE 666 Advanced Electronic Devices April 26, 2005.
Resonant Tunneling Diodes Johnny Ling, University of Rochester December 16 th, 2006.
VLSI Trends. A Brief History  1958: First integrated circuit  Flip-flop using two transistors  From Texas Instruments  2011  Intel 10 Core Xeon Westmere-EX.
11/29/2004EE 42 fall 2004 lecture 371 Lecture #37: Memory Last lecture: –Transmission line equations –Reflections and termination –High frequency measurements.
Future of Computation with Electronic Nanotechnogy Presented By Shubhra Karmakar.
Computer: Definition and History (Contd.) Lin Zhong ELEC101, Rice University.
Prospects for Terabit-scale nano electronic memories Venkata R.Malladi Instructor : Dr.Damian.
Emerging Technologies – A Critical Review Presenter: Qufei Wu 12/05/05.
Full –Band Particle-Based Analysis of Device Scaling For 3D Tri-gate FETs By P. Chiney Electrical and Computer Engineering Department, Illinois Institute.
12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.
1 VLSI and Computer Architecture Trends ECE 25 Fall 2012.
CMOS Scaling Two motivations to scale down
Work in Progress --- Not for Publication 1 ERD WG 7/10/11 San Francisco FxF Meeting 2011 ERD Critical Review Survey 2011 Process for Critically Reviewing.
Abdullah Aldahami ( ) Feb26, Introduction 2. Feedback Switch Logic 3. Arithmetic Logic Unit Architecture a.Ripple-Carry Adder b.Kogge-Stone.
Basic MOSFET I-V characteristic(1/3) High circuit operation speed  large I ON small Subthreshold Slope (SS) Low power consumption  small I OFF (Silicon-on-insulator.
Multi-core Programming Introduction Topics. Topics General Ideas Moore’s Law Amdahl's Law Processes and Threads Concurrency vs. Parallelism.
Performance Challenges of Future DRAM´s SINANO WS, Munich, Sept. 14th, 2007 M. Goldbach / J. Faul.
TECHNICAL SEMINAR ON TECHNOLOGIES AND DESIGNS FOR ELECTRONIC NANOCOMPUTERS PRESENTED BY : BIJAY KUMAR XESS ADMN NO : 4 I&E/2K.
Limitations of Digital Computation William Trapanese Richard Wong.
J.R.Krenn – Nanotechnology – CERN 2003 – Part 2 page 1 NANOTECHNOLOGY Part 2. Electronics The Semiconductor Roadmap Energy Quantization and Quantum Dots.
Beyond Moore's Law Spencer Anderson 13- April Moore's Law has both theoretical and practical limits. Most practical limits (e.g. energy, spatial)
BASIC LOGIC GATES. In studying digital in integrated circuits, one must start with the simples group of circuits, the SSIs or Small Scale Integrated Circuits.
VLSI: A Look in the Past, Present and Future Basic building block is the transistor. –Bipolar Junction Transistor (BJT), reliable, less noisy and more.
Work in Progress --- Not for Publication 1 ERD WG 1/15/09 ERD TWG Emerging Research Devices Telecon Meeting No. 3 Jim Hutchby - Facilitating Thursday,
Tutorial 1 Derek Wright Wednesday, January 5 th, 2005.
Critical Review of Critical Assessment Section
Basics of Energy & Power Dissipation
W E L C O M E. T R I G A T E T R A N S I S T O R.
Semiconductor Industry Milestones
© Digital Integrated Circuits 2nd Inverter Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Introduction to Spintronics
Trends in IC technology and design J. Christiansen CERN - EP/MIC
Moore’s Law and Its Future Mark Clements. 15/02/2007EADS 2 This Week – Moore’s Law History of Transistors and circuits The Integrated circuit manufacturing.
Submitted To: Presented By : Dr R S Meena Shailendra Kumar Singh Mr Pankaj Shukla C.R. No : 07/126 Final B. Tech. (ECE) University College Of Engineering,
EE 4611 INTRODUCTION, 13 January 2016 Semiconductor Industry Milestones Very pure silicon and germanium were manufactured PN junction diodes.
The Fate of Silicon Technology: Silicon Transistors Maria Bucukovska Scott Crawford Everett Comfort.
CS203 – Advanced Computer Architecture
Intel’s 3D Transistor BENJAMIN BAKER. Where we are headed  What is a transistor?  What it is and what does it do?  Moore’s Law  Who is Moore and what.
SPINTRONICS Submitted by: K Chinmay Kumar N/09/
P RESENTATION ON MONOLITHIC MICROWAVE INTEGRATED CIRCUITS PASSIVE COMPONENTS SUBMITTED BY:- AJAY KAUSHIK(088/ECE/09 ) NAMAN KUMAR(082/ECE/09 )
MOLETRONICS An Invisible technology Amit Dwivedi Ec 3rd Year
© 2015 Project Lead The Way, Inc.Introduction to Computer Science What is Digital Information?
Quantum mechanics in electronics
CS203 – Advanced Computer Architecture
Beyond Moore’s Law, Issues and Approaches By: Patrick Cauley 4/8/16
Architecture & Organization 1
EE 4611 INTRODUCTION 21 January 2015 Semiconductor Industry Milestones
VLSI Design MOSFET Scaling and CMOS Latch Up
Technology Roadmap for Nano-electronics
Evolution Of Electronic Device: Diode, Transistor And IC.
IC TECHNOLOGY.
Fundamentals of Computer Science Part i2
Architecture & Organization 1
III-V P-Channel FET’s Mobility Issues
PRESENTATION ON TRI GATE TRANSISTOR PREPARED BY: SANDEEP ( )
• Very pure silicon and germanium were manufactured
Presentation transcript:

Resonant Tunnelling Devices A survey on their progress

CMOS Scaling has been key to performance increase CMOS scaling gives us three things: Higher clock More components Same cost We are currently at 90nm 65nm in 2006 Everybody’s favourite line: Moore’s law will hit a wall (so far all false) Some technology will eventually replace CMOS What is that technology?

Research idea: Find the next CMOS So many post-CMSO proposals Quantum computing Molecular electronics DNA computing … (countless) Hear about “breakthroughs” everyday Yet we’re still using silicon transistors So are we really?

How things fit Plain CMOS scaling will carry us to 10nm (and maybe more) That means at least another years before we must switch to a new tech But it might make sense to switch ealier Key theme: below 100nm, two options are available: Smaller CMOS Quantum-effect based devices

What about all the “breakthroughs”?

Why Resonant Tunnelling Devices? Works at room temperature! Extremely high switching speed (THz) Low power consumption Well demonstrated uses Logic gates, fast adders, ADC etc. Can be integrated on existing processes In one word: Feasible

What we’ve been using: The MOSFET Source: Scientific American

Resonant Tunnelling Diodes

Fundamentally different operating principle Quantisation Quantum tunnelling Computation comes from Negative Differential Resistance (NDR)

Negative Differential Resistance Need high peak to Valley Current Ratio (PVCR) PVCR of 2-4 desirable

Example Circuit: TSRAM

Example Circuit: Shift Register

Problem Up until now, all usable circuits made using III-V compound semiconductors Eg. GaAs, InP Good PVCR and current density Good for high frequency switching applications CMOS incompatible Need a silicon solution before any chance of mass uptake

Silicon based RTDs Prior to 1998, Si based RTD displayed no usable NDR In 1998, Rommel et al produced first Si/SiGe/Si RITD with NDR at room temperature RITD exhibits better PVCR

Integration with CMOS In 2003, monolithic integration with CMOS demonstrated Performance comparable to discrete RITD

Integrated FET/RITD

What does it mean for architecture? CMOS / RTD hybrid circuits Factor of reduction in component complexity Higher operating frequency Lower power consumption TSRAM 1 transistor SRAM with DRAM density on chip Greatly reduced power consumption More design options with eDRAM

A Roadmap to RTDs?

Take home message CMOS scaling will continue, one way or another Double Gate MOSFET will get us to 10nm Plenty of new options The transistor of the future will exploit quantum effects SET, QD, Molecular, Spin transistor Silicon RTDs can now be integrated with CMOS Excellent for extending CMOS Good chance they will be the first quantum effect devices to become mainstream