Copyright  2003 Dan Gajski and Lukai Cai 1 Transaction Level Modeling: An Overview Daniel Gajski Lukai Cai Center for Embedded Computer Systems University.

Slides:



Advertisements
Similar presentations
TWO STEP EQUATIONS 1. SOLVE FOR X 2. DO THE ADDITION STEP FIRST
Advertisements

Thursday, November 1, 2001(c) 2001 Ibrahim K. El-Far. All rights reserved.1 Enjoying the Perks of Model-based Testing Ibrahim K. El-Far Florida Institute.
PROJECT MANAGEMENT BASICS
Analysis of Computer Algorithms
Technische universität dortmund fakultät für informatik informatik 12 Specifications and Modeling Peter Marwedel TU Dortmund, Informatik
© 2005 by Prentice Hall Appendix 3 Object-Oriented Analysis and Design Modern Systems Analysis and Design Fourth Edition Jeffrey A. Hoffer Joey F. George.
Chapter 26 Legacy Systems.
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing.
1 Copyright © 2010, Elsevier Inc. All rights Reserved Fig 2.1 Chapter 2.
By D. Fisher Geometric Transformations. Reflection, Rotation, or Translation 1.
Introduction to Product Family Engineering. 11 Oct 2002 Ver 2.0 ©Copyright 2002 Vortex System Concepts 2 Product Family Engineering Overview Project Engineering.
Design Methodology for Systems-on-Chip What is needed and what is not Daniel D. Gajski Center for Embedded Computer Systems University of California, Irvine.
Business Transaction Management Software for Application Coordination 1 Business Processes and Coordination.
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Title Subtitle.
0 - 0.
DIVIDING INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
SUBTRACTING INTEGERS 1. CHANGE THE SUBTRACTION SIGN TO ADDITION
Addition Facts
Reductions Complexity ©D.Moshkovitz.
Tintu David Joy. Agenda Motivation Better Verification Through Symmetry-basic idea Structural Symmetry and Multiprocessor Systems Mur ϕ verification system.
Acceleration of Cooley-Tukey algorithm using Maxeler machine
Bus arbitration Processor and DMA controllers both need to initiate data transfers on the bus and access main memory. The device that is allowed to initiate.
Homework Reading Machine Projects Labs
A hardware-software co-design approach with separated verification/synthesis between computation and communication Masahiro Fujita VLSI Design and Education.
SoC Challenges & Transaction Level Modeling (TLM) Dr. Eng. Amr T. Abdel-Hamid ELECT 1002 Spring 2008 System-On-a-Chip Design.
Karl-Heinz Kühnlein Conquest 2009: Experiences with model centric Testing in Standard-based Medical IT Environments Test Management Aspects.
Presenter : Cheng-Ta Wu Kenichiro Anjo, Member, IEEE, Atsushi Okamura, and Masato Motomura IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39,NO. 5, MAY 2004.
© 2011 TIBCO Software Inc. All Rights Reserved. Confidential and Proprietary. Towards a Model-Based Characterization of Data and Services Integration Paul.
ABC Technology Project
Some Trends in High-level Synthesis Research Tools Tanguy Risset Compsys, Lip, ENS-Lyon
3 Logic The Study of What’s True or False or Somewhere in Between.
MANINDER KAUR Maninder Kaur 1
1 UML ++ Mohamed T IBRAHIM University of Greenwich -UK.
Solving Equations How to Solve Them
©Ian Sommerville 2004Software Engineering, 7th edition. Chapter 4 Slide 1 Software processes 2.
Executional Architecture
CSCE 668 DISTRIBUTED ALGORITHMS AND SYSTEMS Fall 2011 Prof. Jennifer Welch CSCE 668 Set 14: Simulations 1.
Addition 1’s to 20.
25 seconds left…...
Week 1.
Chapter 10: The Traditional Approach to Design
Systems Analysis and Design in a Changing World, Fifth Edition
We will resume in: 25 Minutes.
Chapter 11 Component-Level Design
1  1998 Morgan Kaufmann Publishers Interfacing Processors and Peripherals.
Mani Srivastava UCLA - EE Department Room: 6731-H Boelter Hall Tel: WWW: Copyright 2003.
Mani Srivastava UCLA - EE Department Room: 6731-H Boelter Hall Tel: WWW: Copyright 2003.
Modeling Main issues: What do we want to build How do we write this down.
From Model-based to Model-driven Design of User Interfaces.
Delta-Oriented Testing for Finite State Machines
Program Slicing – Based Techniques
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
Copyright  2006 Daniel D. Gajski 1 Extreme Makeover of System Design Science Daniel Gajski Center for Embedded Computer Systems (CECS) University of California,
Copyright  1999 Daniel D. Gajski IP – Based Design Methodology Daniel D. Gajski University of California
Transaction Level Modeling Definitions and Approximations Trevor Meyerowitz EE290A Presentation May 12, 2005.
End-to-End Design of Embedded Real-Time Systems Kang G. Shin Real-Time Computing Laboratory EECS Department The University of Michigan Ann Arbor, MI
Presenter : Cheng-Ta Wu Vijay D’silva, S. Ramesh Indian Institute of Technology Bombay Arcot Sowmya University of New South Wales, Sydney.
Principles Of Digital Design Chapter 1 Introduction Design Representation Levels of Abstraction Design Tasks and Design Processes CAD Tools.
Extreme Makeover for EDA Industry
New Strategies for System Level Design Daniel Gajski Center for Embedded Computer Systems (CECS) University of California, Irvine
Automatic Communication Refinement for System Level Design Samar Abdi, Dongwan Shin and Daniel Gajski Center for Embedded Computer Systems, UC Irvine
A Graph Based Algorithm for Data Path Optimization in Custom Processors J. Trajkovic, M. Reshadi, B. Gorjiara, D. Gajski Center for Embedded Computer Systems.
Design & Co-design of Embedded Systems Next Step: Transaction-Level Modeling Maziar Goudarzi.
Verify 2003 System Debugging and Verification : A New Challenge Daniel Gajski Samar Abdi Center for Embedded Computer Systems University.
System-on-Chip Design
IP – Based Design Methodology
CprE 588 Embedded Computer Systems
Transaction Level Modeling: An Overview
Presentation transcript:

Copyright  2003 Dan Gajski and Lukai Cai 1 Transaction Level Modeling: An Overview Daniel Gajski Lukai Cai Center for Embedded Computer Systems University of California, Irvine lcai}

Copyright  2003 Dan Gajski and Lukai Cai 2 Acknowledgement We would like to thank transaction level team at CECS that has contributed many ideas through numerous lunch discussions: Samar Abdi Rainer Doemer Andreas Gerstlauer Junyu Peng Dongwan Shin Haobo Yu

Copyright  2003 Dan Gajski and Lukai Cai 3 Overview Motivation for TLM TLM definition TLMs at different abstraction levels TLMs for different design domains SL methodology = model algebra Conclusion

Copyright  2003 Dan Gajski and Lukai Cai 4 Motivation SoC problems Increasing complexity of systems-on-chip Shorter times-to-market SoC solutions Higher level of abstraction – transaction level modeling (TLM) IP reuse System standards TLM questions What is TLM ? How to use TLM ? This paper TLM taxonomy TLM usage

Copyright  2003 Dan Gajski and Lukai Cai 5 TLM Definition TLM = Objects Computation objects + communication objects Composition Computation objects read/write abstract (above pin-accurate) data types through communication objects Advantages Object independence –Each object can be modeled independently Abstraction independence –Different objects can be modeled at different abstraction levels

Copyright  2003 Dan Gajski and Lukai Cai 6 Abstraction Models Time granularity for communication/computation objects can be classified into 3 basic categories. Models B, C, D and E could be classified as TLMs.

Copyright  2003 Dan Gajski and Lukai Cai 7 A: “Specification Model” Objects -Computation -Behaviors -Communication -Variables Composition - Hierarchy - Order -Sequential -Parallel -Piped -States - Transitions -TI, TOC - Synchronization -Notify/Wait

Copyright  2003 Dan Gajski and Lukai Cai 8 B: “Component-Assembly Model” Objects -Computation - Proc - IPs - Memories -Communication -Variable channels Composition - Hierarchy - Order -Sequential -Parallel -Piped -States - Transitions -TI, TOC - Synchronization -Notify/Wait

Copyright  2003 Dan Gajski and Lukai Cai 9 C: “Bus-Arbitration Model” Objects -Computation - Proc - IPs (Arbiters) - Memories -Communication - Abstract bus channels Composition - Hierarchy - Order -Sequential -Parallel -Piped -States - Transitions -TI, TOC - Synchronization -Notify/Wait

Copyright  2003 Dan Gajski and Lukai Cai 10 D: “Bus-Functional Model” Objects -Computation - Proc - IPs (Arbiters) - Memories -Communication - Protocol bus channels Composition - Hierarchy - Order -Sequential -Parallel -Piped -States - Transitions -TI, TOC - Synchronization -Notify/Wait

Copyright  2003 Dan Gajski and Lukai Cai 11 E: “Cycle-Accurate Computation Model” Objects -Computation - Proc - IPs (Arbiters) - Memories - Wrappers -Communication - Abstract bus channels Composition - Hierarchy - Order -Sequential -Parallel -Piped -States - Transitions -TI, TOC - Synchronization -Notify/Wait

Copyright  2003 Dan Gajski and Lukai Cai 12 F: “Implementation Model” Objects -Computation - Proc - IPs (Arbiters) - Memories -Communication -Buses (wires) Composition - Hierarchy - Order -Sequential -Parallel -Piped -States - Transitions -TI, TOC - Synchronization -Notify/Wait

Copyright  2003 Dan Gajski and Lukai Cai 13 Characteristics of Different Abstraction Models

Copyright  2003 Dan Gajski and Lukai Cai 14 Model Algebra Algebra = [ex: a * (b + c)] Model = [ex: ] Transformation t(model) is a change in objects or compositions. Model refinement is an ordered set of transformations,, such that model B = t m ( … ( t 2 ( t 1 ( model A ) ) ) … ) Model algebra = Methodology is a sequence of models and corresponding refinements

Copyright  2003 Dan Gajski and Lukai Cai 15 Model Definition Model = Objects Behaviors (representing tasks / computation / functions) Channels (representing communication between behaviors) Composition rules Sequential, parallel, pipelined, FSM Behavior composition creates hierarchy Behavior composition creates execution order –Relationship between behaviors in the context of the formalism Relations amongst behaviors and channels Data transfer between channels Interface between behaviors and channels Copyright  2003 Dan Gajski and Samar Abdi Verify 2003

Copyright  2003 Dan Gajski and Lukai Cai 16 Rearrange object composition To distribute computation over components Replace objects Import library components Add / Remove synchronization To correctly transform a sequential composition to parallel and vice-versa Decompose abstract data structures To implement data transaction over a bus Other transformations. Model Transformations (Rearrange and Replace) a*(b+c) = a*b + a*c Distributivity of multiplication over addition B2 B3 B1 B2 B3 = Distribution of behaviors (tasks) over components analogous to…… PE1 PE2 Copyright  2003 Dan Gajski and Samar Abdi Verify 2003

Copyright  2003 Dan Gajski and Lukai Cai 17 Model Refinement Definition Ordered set of transformations is a refinement –model B = t m ( … ( t 2 ( t 1 ( model A ) ) ) … ) Derives a more detailed model from an abstract one Specific sequence for each model refinement Not all sequences are relevant Equivalence verification Each transformation maintains functional equivalence The refinement is thus correct by construction Refinement based system level methodology Methodology is a sequence of models and refinements Copyright  2003 Dan Gajski and Samar Abdi Verify 2003

Copyright  2003 Dan Gajski and Lukai Cai 18 Verification Transformations preserve equivalence Same partial order of tasks Same input/output data for each task Same partial order of data transactions Same functionality in replacements All refined models will be “equivalent” to input model Still need to verify first model using traditional techniques Still need to verify equivalence of replacements Refinement Tool t1 t2 … tm Model A Model B Designer Decisions Library of objects Copyright  2003 Dan Gajski and Samar Abdi Verify 2003

Copyright  2003 Dan Gajski and Lukai Cai 19 Synthesis Set of models Sets of design tasks Profile Explore Select components / connections Map behaviors / channels Schedule behaviors/channels. Each design decision => model transformation Detailing is a sequence of design decisions Refinement is a sequence of transformations Synthesis = detailing + refinement Challenge: define the sequence of design decisions and transformations

Copyright  2003 Dan Gajski and Lukai Cai 20 Design Domains

Copyright  2003 Dan Gajski and Lukai Cai 21 SCE Experiment is Very Positive Source:

Copyright  2003 Dan Gajski and Lukai Cai 22 Conclusion Computation and communication objects of TLM are connected through abstract data types TLM enables modeling each component independently at different abstraction levels The major challenge is to define necessary and sufficient set of models for a design flow The next major challenge is to define model algebra and corresponding methodology for each application such that algorithms and tools for modeling, verification, exploration, synthesis and test can be easily developed Opportunities are bigger than anything seen before