YOGITECH Company Overview and Verification Methodology for OCP Based Systems Natale Barsotti – Verification Engineer OCP-IP Compliance Summit / TIF - Nice.

Slides:



Advertisements
Similar presentations
Our Corporate Mission Quality Systems Management, Inc. (QSMI)
Advertisements

Copyright © 2004, HomePlug Inc Standards provide the fundamental framework within which all of these competing services can co- exist without interfering.
ASYCUDA Overview … a summary of the objectives of ASYCUDA implementation projects and features of the software for the Customs computer system.
.NET Technology. Introduction Overview of.NET What.NET means for Developers, Users and Businesses Two.NET Research Projects:.NET Generics AsmL.
Professional Services Developer Program Services
SOC Design: From System to Transistor
1 System Level Verification of OCP-IP based SoCs using OCP-IP eVC Himanshu Rawal eInfochips, Inc.,4655 Old Ironsides Drive, Suite 385,Santa Clara, CA
We at Strive Satisfy the needs of our business client with an exemplary quality, ethic, innovation and humility like no other Software Product Engineering.
Upgrading the Oracle Applications: Going Beyond the Technical Upgrade Atlanta OAUG March 19, 1999 Robert Cooney.
Copyright © 2013, Oracle and/or its affiliates. All rights reserved. 1.
February 28 – March 3, 2011 Stepwise Refinement and Reuse: The Key to ESL Ashok B. Mehta Senior Manager (DTP/SJDMP) TSMC Technology, Inc. Mark Glasser.
ExpressOS TM At A Glance. 2 Our Focus We focus heavily on helping our clients increase Shareholder Value by enhancing performance. Shareholder value is.
Worldox – Post Installation Support and Training Options.
Alternate Software Development Methodologies
Consortium The Organization Overview & Status Update February 2006 Ralph von Vignau, The SPIRIT Consortium Chair © SPIRIT All rights reserved.
02/12/00 E-Business Architecture
DSI Division of Integrated Systems Design Functional Verification Environments Development Goals Our main goals are in the field of developing modular.
APPLICATION DEVELOPMENT BY SYED ADNAN ALI.
1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.
Effort in hours Duration Over Weeks Or Months Inception Launch Web Lifecycle Methodology Maintenance Phases Copyright Wonderlane Studios.
VerificationTechniques for Macro Blocks (IP) Overview Inspection as Verification Adversarial Testing Testbench Design Timing Verification.
- 1 - A Powerful Dual-mode IP core for a/b Wireless LANs.
VERIFICATION OF I2C INTERFACE USING SPECMAN ELITE By H. Mugil Vannan Experts Mr. Rahul Hakhoo, Section Manager, CMG-MCD Mr. Umesh Srivastva, Project Leader.
What is SMEcollaborate Primarily developed for Small and Medium Companies who wish to collaborate together. It is a:- A resource center for collaborating.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
Rational Unified Process Fundamentals Module 4: Disciplines II.
APPLICATION Provisioning & Management made EASY EASY to ManageEASY to Manage EASY to MarketEASY to Market.
SYSTEM-ON-CHIP (SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY.
Accelerating Development Using Open Source Software Black Duck Software Company Presentation.
Empowering the User Custom Web Reporting M. Keener & R. Kolatalo | Thursday, March 1, 2012.
1 Integration Verification: Re-Create or Re-Use? Nick Gatherer Trident Digital Systems.
Design Verification An Overview. Powerful HDL Verification Solutions for the Industry’s Highest Density Devices  What is driving the FPGA Verification.
May 17, USB Semiconductor IP How to Integrate USB into Your Design Eric Huang inSilicon Corporation.
Copyright © 2002 Qualis Design Corporation Industry and Textbook Overview Qualis Design Corporation PO Box 4444 Beaverton, Oregon USA Phone:
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
1 / Name / Date IDA Interface for Distributed Automation The journey toward Distributed Intelligence.
The Macro Design Process The Issues 1. Overview of IP Design 2. Key Features 3. Planning and Specification 4. Macro Design and Verification 5. Soft Macro.
GreenBus Extensions for System-On-Chip Exploration.
Testability of Analogue Macrocells Embedded in System-on-Chip Workshop on the Testing of High Resolution Mixed Signal Interfaces Held in conjunction with.
ENQ Semiconductor Inc. Delivering on the promise of /ZigBee Open House June 3, 2003.
2D/3D Integration Challenges: Dynamic Reconfiguration and Design for Reuse.
Workforce Scheduling Release 5.0 for Windows Implementation Overview OWS Development Team.
Greg Alkire/Brian Smith 197 MAPLD An Ultra Low Power Reconfigurable Task Processor for Space Brian Smith, Greg Alkire – PicoDyne Inc. Wes Powell.
Software Development Process CS 360 Lecture 3. Software Process The software process is a structured set of activities required to develop a software.
The Claromentis Digital Workplace An Introduction
Ready to Use Programmable Logic Design Solutions.
ISCUG Keynote May 2008 Acknowledgements to the TI-Nokia ESL forum (held Jan 2007) and to James Aldis, TI and OSCI TLM WG Chair 1 SystemC: Untapped Value.
Accurate  Consistent  Compliant Contact: i4i the structured content company the structured content company.
Enterprise Library 3.0 Memi Lavi Solution Architect Microsoft Consulting Services Guy Burstein Senior Consultant Advantech – Microsoft Division.
Programmable Logic Devices
Gopakumar.G Hardware Design Group
Introduction to Programmable Logic
The Complete Solution for Cost-Effective PCI & CompactPCI Implementations 1.
Autodesk® Inventor ® Engineer-to-Order Addressing the needs of ETO Manufacturers Image courtesy of Mammoth-WEBCO, Inc.
Country use cases: Cambodia, and Tunisia
Programmable Logic Design Solutions
Verification Reuse Simple (relatively) reuse: Difficult reuse
Module 01 ETICS Overview ETICS Online Tutorials
Collaboration Adoption Framework
ECE 699: Lecture 3 ZYNQ Design Flow.
Srinivas Aluri Jaimin Mehta
Collaboration Adoption Framework
Good Morning/Afternoon/Evening
Win with HDL Slide 4 System Level Design
OCP-IP SLD New Generation Using OSCI-TLM-2
AIMS Equipment & Automation monitoring solution
THE ECE 554 XILINX DESIGN PROCESS
Harvard Web Publishing Web Publishing for the Harvard Community
THE ECE 554 XILINX DESIGN PROCESS
Module 1.1 Overview of Master Facility Lists in Nigeria
Presentation transcript:

YOGITECH Company Overview and Verification Methodology for OCP Based Systems Natale Barsotti – Verification Engineer OCP-IP Compliance Summit / TIF - Nice 2/3 June 2004

Copyright YogiTech Confidential2 The Company –Products and Services –Business Models –YogiTech Online Support Service –SoC and MXS Core Competencies YogiTech in OCP-IP OCP 2.0 e Verification Component –Overview –Main Features –Architecture –Deliverables –Challenges Outline

2/3 June 2004Copyright YogiTech Confidential3 The Company Semiconductor Design & Verification Company Founded in August 2000 Independent, Private Share Capital 280 k Headquartered in Pisa, offices in Torino and Nice, 27 people –Verification Team: 9 people –SoC Design Team (Digital and Mixed Signal): 11 people Distinctive experience –Module and System Functional Verification based on Specman Elite –ARM based System-on-Chip –High-Reliability Chip Design for Safety Critical Applications Partnerships First Approved Design Center in Italy Member since December 2002 Tier 1 in Europe

2/3 June 2004Copyright YogiTech Confidential4 Design & Verification Services –IC Design for SoC, MXS, IPs –IC Verification of Custom Blocks and System Level –Development and Support of Custom e Verification Components Catalogue – e Verification Components CAN 2.0A/B Host ATAPI 6 Device ATAPI 6 OCP 2.0 –IPs CAN 2.0A/B FaRo – CPU Based Fault Robust Platform –Integrated Design and Verification Platform –Unique Solution to Design High-Reliable ECU (Electronic Control Unit) –Development in progress Products and Services

2/3 June 2004Copyright YogiTech Confidential5 Services –On Customer Site Time&Material Travelling and Subsistence cost apart –In House Per Task and/or Time&Material Travelling and Subsistence cost apart Opportunity for Design Zone Catalogue – e Verification Components Yearly License per Seat per Component Perpetual License and Yearly Maintenance per Seat per Component Customisable License Model for Lead Customers and/or Volumes Business Models

2/3 June 2004Copyright YogiTech Confidential6 YogiTech Online Support Service Available since March 2003 for all of the products in the catalogue Included in the maintenance: available only to registered licensee customers Its a Web-Based Service allowing: –access to Frequently Asked Questions (FAQ) –submission of technical issues (Bug reporting, How to and Suggestion) in a ticket-based environment –Download of last version of the product and related User Guide –download of collateral documents, like tutorials, application related paper, etc. Recognized usefulness in supporting our products in Asia, US and Europe

2/3 June 2004Copyright YogiTech Confidential7 SoC and MXS Core Competencies Digital Design: –From Specs to GDSII VHDL/VERILOG design, including FPGA prototyping Synthesis/Physical Synthesis/Static Time/Formal Verification/ATPG/BackEnd –IP implementation and support –Design for Test and Verification as key competency SOC Design: –System Architects for ARM, 8051 and ARC –System Integration: from few K to 5 Million Gates design ( um) Analogue and Mixed Design: –Analogue-Digital Circuits Front End Low noise, low drift, low offset techniques Multi Channel Acquisition (high matching requirements) –Analogue-Digital Circuits Back End Custom layout with process analogue option (high resistive layer, etc) Layout techniques for strict matching requirements and low noise constraints High-voltage layout

2/3 June 2004Copyright YogiTech Confidential8 YogiTech in OCP-IP Joined OCP-IP in December 2002 –with the mission to simplify the implementation of OCP based systems by means of innovative verification and reuse methodologies Joined OCP-IP FVWG in March 2003 –with the mission to proactively collaborate in the definition of a comprehensive OCP compliance plan to enhance the existing self-certification program First Release of OCP 2.0 e Verification Component in April 2003 –Texas Instruments has been a leading customer for the OCP e VC and currently has successfully adopted this verification tool in several key designs

2/3 June 2004Copyright YogiTech Confidential9 OCP 2.0 e VC - Overview State of the art eVC functionality –Fully and easily configurable to specific DUT needs –Automated, coverage driven verification environment –Embodies full power of Specman Elite –Fully e -Reuse Methodology (eRM) compliant Strong validation: –In use at 2 multi-national customers –Customers have used eVC since April-03 –Proven by On Field Validation with the Lead Customer Strong support and commitment: –YogiTech On-line Service Support (YOSS) including FAQs –More than two years of Verification Services in OCP-based projects –Valued Member of OCP-IP FVWG and SWG State of the art eVC functionality –Fully and easily configurable to specific DUT needs –Automated, coverage driven verification environment –Embodies full power of Specman Elite –Fully e -Reuse Methodology (eRM) compliant Strong validation: –In use at 2 multi-national customers –Customers have used eVC since April-03 –Proven by On Field Validation with the Lead Customer Strong support and commitment: –YogiTech On-line Service Support (YOSS) including FAQs –More than two years of Verification Services in OCP-based projects –Valued Member of OCP-IP FVWG and SWG

2/3 June 2004Copyright YogiTech Confidential10 OCP 2.0 e VC - Main Features In compliance with OCP 2.0 Specification –multi-threading transactions fully supported –…… Protocol Checker with maskable checks Database of predefined OCP Sequences –…… Full Suite of Verification Elements –BFM, Bus Monitor and Sequence Drivers Configurable as Master/Slave (or Monitor only) –Slave can also be configured as RAM Fully interoperable –with VHDL/Verilog/C/C++/SystemC models

2/3 June 2004Copyright YogiTech Confidential11 OCP 2.0 e VC - Architecture BFM Sequence driver MASTER BFM Config parameters RAM SLAVE Bus Monitor + e Protocol Checker OCP Interface USER's TEST D.U.T. SLAVE D.U.T. MASTER e VC environment Config parameters

2/3 June 2004Copyright YogiTech Confidential12 OCP 2.0 eVC - Deliverables Core Files –eVC Inner Layer encrypted –eVC Upper Layer fully configurable by the user Support Files –Database of predefined OCP Sequences –Sample and extensive tests covering basic functionality Documentation –Comprehensive User Guide including Release Notes –FAQ Add-On –RTLConfig2e: bridge to CoreCreator for configuring the eVC by means of the OCP RTL Configuration File Training on demand

2/3 June 2004Copyright YogiTech Confidential13 OCP 2.0 e VC - Challenges Timely enhancement of e Protocol Checker based on OCP-IP FVWG outcome eVC Roadmap alignment with OCP evolution and next releases eVC Roadmap alignment with Specman Elite evolution and next releases R/D activity to include new methodologies –Adaptation of the eVC to e Celerator