Karnaugh Map Method By: Asst Lec. Besma Nazar Nadhem

Slides:



Advertisements
Similar presentations
Prof. Sin-Min Lee Department of Computer Science
Advertisements

ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
KARNAUGH MAP Introduction Strategy for Minimization Minimization of Product-of-Sums Forms Minimization of More Complex Expressions Don't care Terms 1.
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
Gate-Level Minimization1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Boolean Algebra and Logic Simplification
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
Simplification of switching functions Simplify – why? –Switching functions map to switching circuits –Simpler function  simpler circuit –Reduce hardware.
Figure 4–1 Application of commutative law of addition. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper Saddle.
Karnaugh Mapping Digital Electronics. Karnaugh Mapping or K-Mapping This presentation will demonstrate how to Create and label two, three, & four variable.
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
CS151 Introduction to Digital Design Chapter Map Simplification.
Karnaugh Maps (K maps). What are Karnaugh 1 maps?  Karnaugh maps provide an alternative way of simplifying logic circuits.  Instead of using Boolean.
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
Chapter 3 Special Section Focus on Karnaugh Maps.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Lecture # 5 University of Tehran
Karnaugh Maps (K maps).
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
Karnaugh Maps The minimization method using Boolean Algebra, apart from being laborious and requiring the remembering all the laws, can lead to solutions.
Digital Logic & Design Dr. Waseem Ikram Lecture 09.
Digital Systems Design 1 Signal Expressions Multiply out: F = ((X + Y)  Z) + (X  Y  Z) = (X  Z) + (Y  Z) + (X  Y  Z)
Digital Logic.
CHAPTER 3 Simplification of Boolean Functions
Homework Reading Machine Projects Labs
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Minimization of Circuits
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 6) Hasib Hasan
ECE 2110: Introduction to Digital Systems
Dr. Clincy Professor of CS
CHAPTER 3 SETS AND BOOLEAN ALGEBRA
Karnaugh Map Method.
ECE 2110: Introduction to Digital Systems
Karnaugh Maps.
Digital Logic and Design
Karnaugh Maps (K-Maps)
Dr. Clincy Professor of CS
CSE140 HW2 Preparation Xinyuan Wang 04/20/2018.
Karnaugh Mapping Karnaugh Mapping Digital Electronics
Karnaugh Mapping Digital Electronics
ECE 331 – Digital System Design
Karnaugh Mapping Karnaugh Mapping Digital Electronics
Karnaugh Mapping Digital Electronics
ECB2212-Digital Electronics K-Map
Dr. Clincy Professor of CS
Logic Gates By Dr.Mazin Alzewary
CS Chapter 3 (3A and ) – Part 3 of 5
Dr. Clincy Professor of CS
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Chapter 3 Special Section
Parity Generator and Checkers
Karnaugh Maps (K maps).
Analysis of Logic Circuits Example 1
Adder Circuits By: Asst Lec. Basma Nazar
Arithmetic Operation By: Asst Lec. Besma Nazar Nadhem
Number Systems By: Asst Lec. Besma Nazar Nadhem
Boolean Algebra By: Asst Lec. Besma Nazar Nadhem
Principles & Applications
Laws & Rules of Boolean Algebra
Chapter 2 Digital Design and Computer Architecture, 2nd Edition
Logic Gates By: Asst Lec. Besma Nazar Nadhem
Comparator By: Asst Lec. Besma Nazar Nadhem
Lecture 3: Incompletely Specified Functions and K Maps
Circuit Simplification and
Computer Architecture
Presentation transcript:

Karnaugh Map Method By: Asst Lec. Besma Nazar Nadhem College of Engineering, Electrical Engineering Department Class : Second Year Subject : Digital Techniques Karnaugh Map Method By: Asst Lec. Besma Nazar Nadhem Master of Science in Electrical Engineering (Electronic and Communication)  

Karnaugh Map Method A Karnaugh map is a graphical representation of the logic system. It can be drawn directly from either minterm (sum-of-products) or maxterm (product-of-sums) Boolean expressions. Drawing a Karnaugh map from the truth table involves an additional step of writing the minterm or maxterm expression depending upon whether it is desired to have a minimized sum-of-products or a minimized product of sums expression.

Construction of a Karnaugh Map An n-variable Karnaugh map has 2 𝑛 squares, and each possible input is allotted a square. In the case of a minterm Karnaugh map, ‘1’ is placed in all those squares for which the output is ‘1’, and ‘0’ is placed in all those squares for which the output is ‘0’. . 0s are omitted for simplicity. An ‘X’ is placed in squares corresponding to ‘don’t care’ conditions .The choice of terms identifying different rows and columns of a Karnaugh map is not unique for a given number of variables

.The only condition to be satisfied is that the designation of adjacent rows and adjacent columns should be the same except for one of the literals being complemented. Also, the extreme rows and extreme columns are considered adjacent. Karnaugh maps, or K-maps, are often used to simplify logic problems with 2, 3 or 4 variables. For the case of 2 variables, we form a map consisting of 2 2 =4 cells as shown in Figure

3 variables Karnaugh map 𝟐 𝟑 =8

4 variables Karnaugh map 𝟐 4 =16

Example The map for a 2-input OR gate looks like this: A B Y 1 A+B

Example

Don’t care term