Chapter 3 (part 1) Basic Logic Gates 1.

Slides:



Advertisements
Similar presentations
Adders Used to perform addition, subtraction, multiplication, and division (sometimes) Half-adder adds rightmost (least significant) bit Full-adder.
Advertisements

© 2008 Pearson Addison Wesley. All rights reserved Chapter Seven Costs.
Copyright © 2003 Pearson Education, Inc. Slide 1 Computer Systems Organization & Architecture Chapters 8-12 John D. Carpinelli.
Chapter 1 The Study of Body Function Image PowerPoint
Copyright © 2013 Elsevier Inc. All rights reserved.
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing.
Copyright © 2011, Elsevier Inc. All rights reserved. Chapter 6 Author: Julia Richards and R. Scott Hawley.
Author: Julia Richards and R. Scott Hawley
1 Copyright © 2013 Elsevier Inc. All rights reserved. Appendix 01.
Properties Use, share, or modify this drill on mathematic properties. There is too much material for a single class, so you’ll have to select for your.
FIGURE 3.1 System for illustrating Boolean applications to control.
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
FACTORING ax2 + bx + c Think “unfoil” Work down, Show all steps.
Year 6 mental test 5 second questions
Year 6 mental test 10 second questions
REVIEW: Arthropod ID. 1. Name the subphylum. 2. Name the subphylum. 3. Name the order.
Chapter 3 Basic Logic Gates 1.
Chapter 4 Gates and Circuits.
Chapter 4 Gates and Circuits Nell Dale • John Lewis.
Chapter 4 Gates and Circuits.
Discrete Mathematical Structures: Theory and Applications
Chapter 3 Logic Gates.
Gates and Circuits Nell Dale & John Lewis (adaptation by Erin Chambers and Michael Goldwasser)
CMOS Logic Circuits.
Digital Logic Design Gate-Level Minimization
Introduction to Logic Gates
Chap. 3 Logic Gates and Boolean Algebra
The scale of IC design Small-scale integrated, SSI: gate number usually less than 10 in a IC. Medium-scale integrated, MSI: gate number ~10-100, can operate.
Digital Electronics Lecture 2 Logic Gates. Lecture 2 outline Announcement:
Other Gate Types COE 202 Digital Logic Design Dr. Aiman El-Maleh
Exclusive-OR and Exclusive-NOR Gates
1 Computer Programming Boolean Logic Copyright © Texas Education Agency, 2013.
CS105 Introduction to Computer Concepts GATES and CIRCUITS
©2004 Brooks/Cole FIGURES FOR CHAPTER 7 MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES Click the mouse to move to the next page. Use the ESC key to exit.
Exclusive-OR and Exclusive-NOR Gates
Figure 3–1 Standard logic symbols for the inverter (ANSI/IEEE Std
Flip-Flops and Registers
VOORBLAD.
Chapter 4 Gates and Circuits.
FIGURE 17-1 Binary-to-decimal conversion. Dale R. Patrick Electricity and Electronics: A Survey, 5e Copyright ©2002 by Pearson Education, Inc. Upper Saddle.
Factor P 16 8(8-5ab) 4(d² + 4) 3rs(2r – s) 15cd(1 + 2cd) 8(4a² + 3b²)
Basel-ICU-Journal Challenge18/20/ Basel-ICU-Journal Challenge8/20/2014.
1..
© 2012 National Heart Foundation of Australia. Slide 2.
Understanding Generalist Practice, 5e, Kirst-Ashman/Hull
25 seconds left…...
Januar MDMDFSSMDMDFSSS
Analyzing Genes and Genomes
©Brooks/Cole, 2001 Chapter 12 Derived Types-- Enumerated, Structure and Union.
Essential Cell Biology
©2004 Brooks/Cole FIGURES FOR CHAPTER 12 REGISTERS AND COUNTERS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
Intracellular Compartments and Transport
Interfacing to the Analog World
PSSA Preparation.
Essential Cell Biology
Practical Considerations for Digital Design
©2004 Brooks/Cole FIGURES FOR CHAPTER 11 LATCHES AND FLIP-FLOPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
1 Chapter 13 Nuclear Magnetic Resonance Spectroscopy.
FIGURE 13-1 Amplification and reproduction: (a) reproduction; (b) amplification; (c) combined amplification and reproduction. Dale R. Patrick Electricity.
Energy Generation in Mitochondria and Chlorplasts
Multivibrators and the 555 Timer
Chapter 3 Basic Logic Gates 1.
Chapter 3 Basic Logic Gates
Chapter 3 (part 2) Basic Logic Gates 1.
Chapter 3 Basic Logic Gates William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education, Inc. Upper Saddle River,
Department of Electronics
Presentation transcript:

Chapter 3 (part 1) Basic Logic Gates 1

Introduction Logic gates are the basic building blocks for forming digital electronic circuitry. A logic gate has One output terminal; One or more input terminals The outputs is either HIGH(1) or LOW(0) depending on the digital levels at the input terminals and the property of the gate Five basic logic gates AND, OR NAND, NOR and inverter

3-1 The AND Gate The output, X, is HIGH if input A AND input B are both HIGH. If A = 1 and B = 1, then X = 1. If A = 0 or B = 0, then X = 0. Schematic symbol of two-input AND gate

Truth table for AND Gate Resultant output All possible input combinations

Figure 3-2 Use AND gate to activate a burglar alarm The output of the AND gate (A) goes HIGH to turn on the alarm, if the alarm activation key (K) is in the ON position AND the front door (D) is opened.

Figure 3.3 Electrical analogy for an AND gate (a) using manual switches; (b) using transistor switches.

Boolean equation for AND Gate Boolean Equation: X = A•B or X = AB Read as “X equals A AND B” Can have more than two inputs Equation 3-1 Number of combinations in truth table = 2N where N = number of inputs

Figure 3-4 Multiple-input AND gate symbols

Column A lists eight 0s, then eight 1s; Column B lists four 0x, four 1s, four 0s, four 1s.

3-2 The OR Gate The output at X will be HIGH whenever input A OR input B is HIGH or both are HIGH If A = 1 and/or B = 1, then X = 1 If A = 0 and B = 0, then X = 0 Schematic symbol of two-input OR gate

Truth table for the OR Gate

Figure 3.6 Electrical analogy for an OR gate (a) using manual switches; (b) using transistor switches.

Boolean equation for the OR Gate Boolean Equation: X = A + B Read as, “ X = A or B” Can have more than two inputs Number of combinations = 2N N = number of input bits

Figure 3-7 Multiple-input OR gate symbols 8 input OR gate has 256 entries.

Figure 3.8 eight-input OR gate symbol

3-3 Timing Analysis Timing diagrams are used to analyze the output response to varying inputs Oscilloscope Display plots voltage versus time Dual-trace can display two waveforms at a time. Logic analyzer Can display state tables that show binary levels on signal lines Can display up to 16 waveforms at a time

3-4 Enable and Disable Functions AND and OR gates can be used to enable or disable a waveform from being transmitted from one point to another. Example: Use a 1-MHz clock oscillator to transmit only four pulses Solution: Enable four clock pulses to be transmitted, and then disable the transmission from then on.

Enable function using AND gate Figure 3-16 Clock frequency is 1MHz The circuit and waveforms to enable four clock pulses. Low -> disable

Disable function using OR gate Figure 3-17 High -> disable

3-5 Using IC Logic Gates AND and OR gates are available as ICs. Data Manual from manufacturer includes IC pin layout, Logic gate type, Technical specifications Example ICs 7408(74LS08,74HC08): quad two-input AND gate 7411(74LS11,74HC11):dual four-input AND gate 7432(74LS32,74HC32):quad two-input OR gate

Common prefixes and suffixes DIP Family designation LS – Lower power TTL family HC – High-speed CMOS family (74LS11,74HC11):dual four-input AND gate Manufacturer SN: Texas Instruments. E.g., SN7400 Package style (suffix) N: plastic dual-in-line package (P-DIP), SN7400N M: Small-outline Integrated Circuit (SOIC) SOIC

Figure 3.19 The 7408 quad two-input AND gate IC pin configuration. The top side typically has Indented circle / notch cut

Figure 3.20 Using the 7408 TTL IC in the clock enable circuit of Figure 3–17. The clock oscillator signal passes on to the receiving device when the switch is in the enable (1) position, it stops when in the disable (0) position.

Figure 3.21 Pin configurations for other popular TTL and CMOS AND and OR gate ICs: (a) 7411 (74HC11); (b) 7421 (74HC21); (c) 7432 (74HC32).

3-6 Introduction to Troubleshooting Techniques The procedure used to find the fault or trouble in a circuit. Tools to test ICs and digital circuits Logic Probe shows digital levels: Low, High, and floating - open circuit, neither high nor low Logic Pulser provides digital pulses to a circuit being tested. Both tools allow you to tell if the pulse signal is getting through the IC as expected. Indicator lamp glows strongly if high Lamp is off if output is low Glows dimly if floating

Apply power to Vcc and GND. Check each AND gate with the pulser/probe. When pulser is on pin 12, Vcc is connected with pin 13, the light in the end of the probe flashes at the same speed as the pulser -> good. Reverse the connections to pins 12 and 13 and check the probe again.

Apply power to Vcc and GND. Check each OR gate with the pulser/probe. When pulser is on pin 2, GND is connected with pin 1, the light in the end of the probe flashes at the same speed as the pulser -> good. Reverse the connections to pins 1 and 2 and check the probe again.

Gate 2 Gate 3 Gate 2 Gate 3

Gate 1 Gate 4 Gate 1 Gate 4