BASED ON THE TUTORIAL ON THE BOOK CD Verilog: Gate Level Design 6/11/2014 1.

Slides:

Advertisements

Similar presentations

HDL Programming Fundamentals

Advertisements

Digital System Design-II (CSEB312)

UNIT 8: Synthesis Basics

Chapter 3 Gate-Level Minimization

An Introduction to Calculus. Calculus Study of how things change Allows us to model real-life situations very accurately.

The Derivative in Graphing and Application

Maximal Independent Subsets of Linear Spaces. Whats a linear space? Given a set of points V a set of lines where a line is a k-set of points each pair.

PROLOG MORE PROBLEMS.

Wednesday, June 11, 2014 ElE Fall into-4 decoder Gate-level diagram Block diagram In Block diagrams: Circles on the input indicate the logic.

Gates and Circuits Nell Dale & John Lewis (adaptation by Erin Chambers and Michael Goldwasser)

VERILOG: Synthesis - Combinational Logic Combination logic function can be expressed as: logic_output(t) = f(logic_inputs(t)) Rules Avoid technology dependent.

Chapter 4 Gates and Circuits.

Inverting a Singly Linked List Instructor : Prof. Jyh-Shing Roger Jang Designer ： Shao-Huan Wang The ideas are reference to the textbook “Fundamentals.

2 x0 0 12/13/2014 Know Your Facts!. 2 x1 2 12/13/2014 Know Your Facts!

2 x /18/2014 Know Your Facts!. 11 x /18/2014 Know Your Facts!

2 x /10/2015 Know Your Facts!. 8 x /10/2015 Know Your Facts!

All Rights Reserved © Alcatel-Lucent 2006, ##### 1 | Presentation Title | Month 2006 Router A Router B OSPF Hdr: Session ID = X1; Nonce = N1 OSPF HELLO:

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Verilog Part 1 – Chapter.

Verilog Fundamentals Shubham Singh Junior Undergrad. Electrical Engineering.

1 Lecture 5 PRAM Algorithm: Parallel Prefix Parallel Computing Fall 2008.

5 x4. 10 x2 9 x3 10 x9 10 x4 10 x8 9 x2 9 x4.

DIRECTIONAL ARC-CONSISTENCY ANIMATION Fernando Miranda 5986/M

Linear Programming – Simplex Method: Computational Problems Breaking Ties in Selection of Non-Basic Variable – if tie for non-basic variable with largest.

The Problem of K Maximum Sums and its VLSI Implementation Sung Eun Bae, Tadao Takaoka University of Canterbury Christchurch New Zealand.

2’s Complement 4-Bit Saturator

Computational Facility Layout

Shannon Expansion Given Boolean expression F = w 2 ’ + w 1 ’w 3 ’ + w 1 w 3 Shannon Expansion of F on a variable, say w 2, is to write F as two parts:

0 x x2 0 0 x1 0 0 x3 0 1 x7 7 2 x0 0 9 x0 0.

HDL Programming Fundamentals

Supplement on Verilog adder examples

Verilog Descriptions of Digital Systems

CPEN Digital System Design

Verilog Intro: Part 1.

RTL Design Introduction Decoder Encoder Multiplexer Tri-state Buffer

Combinational Logic with Verilog Materials taken from: Digital Design and Computer Architecture by David and Sarah Harris & The Essentials of Computer.

16/04/20151 Hardware Descriptive Languages these notes are taken from Mano’s book It can represent: Truth Table Boolean Expression Diagrams of gates and.

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapters 4 – Part3: Verilog – Part 1.

CSE 201 Computer Logic Design * * * * * * * Verilog Modeling

1 Tutorial: ITI1100 Dewan Tanvir Ahmed SITE, UofO.

DON’T CARE CONDITIONS Functions that have unspecified output for some input combinations are called incompletely specified functions. Unspecified minterms.

1 Hardware description languages: introduction intellectual property (IP) introduction to VHDL and Verilog entities and architectural bodies behavioral,

1 COMP541 Combinational Logic - 2 Montek Singh Jan 18, 2007.

2-to-1 Multiplexer: if Statement Discussion D7.1 Example 4.

B. RAMAMURTHY Hardware Description Language 8/2/

Lecture 3. Boolean Algebra, Logic Gates Prof. Sin-Min Lee Department of Computer Science 2x.

Learning Outcome By the end of this chapter, students are expected to understand a few elementary components in digital system Decoder Multiplexer Demultiplexer.

Chapter 4 Gates and Circuits. Integrated Circuits aka CHIPS What’s in this thing???? 4–2.

Introduction Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL) A hardware description language is a language or means used to describe or model a digital.

CPEN Digital System Design

Module 1.2 Introduction to Verilog

Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics Modeling with hardware description languages (HDLs).

Modern VLSI Design 3e: Chapter 8 Copyright  1998, 2002 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).

Digital Electronics Chapter 3 Gate-Level Minimization.

Introduction to ASIC flow and Verilog HDL

Multiplexers Section Topics Multiplexers – Definition – Examples – Verilog Modeling.

Digital electronics 4–1 Gates and Circuits SANJAYBHAI RAJGURU COLLEGE OF ENGG.

Hardware Description Language

Adapted from Krste Asanovic

Topics Modeling with hardware description languages (HDLs).

Topics Modeling with hardware description languages (HDLs).

Hardware Description Language

Hardware Description Language

Hardware Description Language

Introduction to Verilog

Hardware Description Language

Hardware Description Language

Hardware Description Language

Presentation transcript:

BASED ON THE TUTORIAL ON THE BOOK CD Verilog: Gate Level Design 6/11/2014 1

Verilog 6/11/ Each Verilog model is of a particular "level." The level of a model depends on statements and constructs it contains. The levels of Verilog models are: Behavioral Register Transfer (RT) Gate, and Switch Chapter 4 : Gate level

Objectives 6/11/ predict the output of a gate level Verilog model given its inputs describe how to correct a gate level Verilog model given its source code, inputs and output write a Verilog gate-level model corresponding to a given simple schematic determine the schematic for a gate level Verilog model given its source code

NetList 6/11/ module DEC1OF8 (X0B, X1B, X2B, X3B, X4B, X5B, X6B, X7B, SL0, SL1, SL2, ENB); output X0B, X1B, X2B, X3B, X4B, X5B, X6B, X7B; input SL0, SL1, SL2, // select signals ENB; // enable (low active) //Module Description not // invert SL0-SL2, N1 (sl0b, SL0), // & ENB N2 (sl1b, SL1), N3 (sl2b, SL2), N4 (enbb, ENB); nand // select outputs NA1 (X0B, sl2b, sl1b, sl0b, enbb), // (low active) NA2 (X1B, sl2b, sl1b, SL0, enbb), NA3 (X2B, sl2b, SL1, sl0b, enbb), NA4 (X3B, sl2b, SL1, SL0, enbb), NA5 (X4B, SL2, sl1b, sl0b, enbb), NA6 (X5B, SL2, sl1b, SL0, enbb), NA7 (X6B, SL2, SL1, sl0b, enbb), NA8 (X7B, SL2, SL1, SL0, enbb); endmodule

Module embedding 6/11/ module vabc (d, s); input [1:0] s; output [3:0] d; not (s1_, s[1]), (s0_, s[0]); and (d[3], s1_, s0_); and (d[2], s1_, s[0]); and (d[1], s[1], s0_); and (d[0], s[1], s[0]); endmodule module abc (a, b, c, d, s1, s0); input s1, s0; output a, b, c,d; not (s1_, s1), (s0_, s0); and (a, s1_, s0_); and (b, s1_, s0); and (c, s1, s0_); and (d, s1, s0); endmodule

Module abc in vabc 6/11/ module vabc (d, s); input [1:0] s; output [3:0] d; abc a1 (d[3], d[2], d[1], d[0], s[1], s[0]); endmodule

Module Definition + Gate Level Diagram 6/11/ module abc (a, b, c, d, s1, s0); input s1, s0; output a, b, c,d; not (s1_, s1), (s0_, s0); and (a, s1_, s0_); and (b, s1_, s0); and (c, s1, s0_); and (d, s1, s0); endmodule

4-bit Adder : Lets write Verilog Source 6/11/2014 8