What determines impedance ?

Slides:



Advertisements
Similar presentations
TWO STEP EQUATIONS 1. SOLVE FOR X 2. DO THE ADDITION STEP FIRST
Advertisements

DiPamat Direct Patterning Materials
1 Copyright © 2010, Elsevier Inc. All rights Reserved Fig 2.1 Chapter 2.
By D. Fisher Geometric Transformations. Reflection, Rotation, or Translation 1.
Business Transaction Management Software for Application Coordination 1 Business Processes and Coordination.
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
0 - 0.
DIVIDING INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
MULTIPLYING MONOMIALS TIMES POLYNOMIALS (DISTRIBUTIVE PROPERTY)
ADDING INTEGERS 1. POS. + POS. = POS. 2. NEG. + NEG. = NEG. 3. POS. + NEG. OR NEG. + POS. SUBTRACT TAKE SIGN OF BIGGER ABSOLUTE VALUE.
SUBTRACTING INTEGERS 1. CHANGE THE SUBTRACTION SIGN TO ADDITION
MULT. INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
Addition Facts
ZMQS ZMQS
VOC Emissions Reduction from Photolithographic Processes
1 New build-up technique with copper bump AGP Process.
Introduction to building Estimating in South Australia 1.
BT Wholesale October Creating your own telephone network WHOLESALE CALLS LINE ASSOCIATED.
SMG facility – 24k Square Feet. Drilling We have 7 fully automated Excellon Drilling/ Routing machines. The drilling program is generated from the customer.
What determines impedance ?
Failure Analysis of Solder Joints and Circuit Boards
CCTC MFG Capabilities & Technology Roadmap
Sierra Proto Express Introducing our Micro Electronics Division.
PCB fabrication/ Eagle Workshop #1
EELE 461/561 – Digital System Design
Printed circuit board manufacturing
Instructions of making PCB by using Negative Film Resist
Manufacturing Processes for a 4 Layer Multi-layer PCB Section through PCB Via hole SMD Pad The following presentation covers the main processes during.
SPACE PRODUCT ASSURANCE
ABC Technology Project
© Paradigm Publishing, Inc Access 2010 Level 1 Unit 1Creating Tables and Queries Chapter 2Creating Relationships between Tables.
Full-arch LUMINEERS Placement Technology
Dummy Dealers welcome !. euroCADcrete Step 1: General data euroCADcrete: Educational software according EC2.
Lets play bingo!!. Calculate: MEAN Calculate: MEDIAN
EMS1EP Lecture 3 Intro to Soldering Dr. Robert Ross.
Chapter 5 Test Review Sections 5-1 through 5-4.
Addition 1’s to 20.
25 seconds left…...
Week 1.
Speedstack New features May Richard Attrill Copyright Polar Instruments 2014.
We will resume in: 25 Minutes.
Broadside coupled pair. On core / On prepreg ?
PCB Design Presentation
One Way Circuits Limited Printed Circuit Board Manufacturer A Guide To Manufacturing Multilayer PCBs Use Left and Right Cursor keys to navigate ESC to.
ECE 404 PCB Design Presentation Jakia Afruz.  Printed Circuit Board  Electronic Board that connects circuit components  PCB populated with electronic.
RD51 22/11/2011 RD51 22/11/2011 Your PCB partner RD51 22/11/2011.
Machine Tools And Devices For Special Technologies Printed circuit manufacturing Slovak University of Technology Faculty of Material Science and Technology.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
BUILDING HDI STRUCTURES USING
1/20 Passive components and circuits - CCP Lecture 13.
PCB manufacturing PCBpro.com.
“PCB” -AMIT NIKAM -ASHI NAGARIYA.
Si8000m / Si9000e Upcoming Features June Richard Attrill © Polar Instruments 2014.
Low Mass Rui de Oliveira (CERN) July
Speedstack Upcoming Features November Richard Attrill Copyright Polar Instruments 2013.
Speedstack 2016 : Changing layer functionality / count of a stack up without removing structures – Preview Dec Richard Attrill (Rev 1) Polar Logo.
 A PCB is printed circuit board, also known as a printed wiring board. It is used in electronics to build electronic devices. A PCB serves 2 purposes.
傳 統 印 刷 電 路 板 流 程 介 紹傳 統 印 刷 電 路 板 流 程 介 紹 傳 統 印 刷 電 路 板 流 程 介 紹傳 統 印 刷 電 路 板 流 程 介 紹 Conventional PCB Manufacturing Process 1 SHEARING D/F PHOTO IMAGE.
IPC Special Tooling During the formal design review prior to layout, special tooling that can be generated by the design area in the form of.
Workshop How to make a PCB
April 4th , 2016 Seo, Dong-yoon SKKU EMC Laboratory
ShenZhen SiSolver Technologies Co..Ltd
Printed Circuit Board Design
Speedstack 2014 / CGen 2014 New Features
Introduction , Variations & Use
What determines impedance ?
LPKF Laser Direct Structuring System
Speedstack 2016 : Changing layer functionality / count of a stack up without removing structures – Preview Jan Richard Attrill (Rev 2) Polar Logo.
Documenting low layer count impedance controlled stacks with Speedstack VMM Professional documentation of low layer count stacks using Speedstack’s Virtual.
Presentation transcript:

What determines impedance ? How is a PCB Made ? What determines impedance ? www.polarinstruments.com

Manufacturing Processes for a Multi-layer PCB Tracks under solder mask The following presentation covers the main processes during the production of a multi-layer PCB. The diagrams which follow represent a section through a 6 layer PCB, as indicated in red. Via hole SMD Pad Section through PCB

Impedance Considerations Typical Layer Construction - 6 Layer PCB Copper Laminate Layer 1 (Outer) FOIL PRE-PREG Impedance Considerations Layer 2 (Inner) INNER LAYER Layer build / stackup is one of the most important aspects of controlled impedance Many combinations of material thickness can be used. PCB Fabricators manufacturing techniques vary Layer 3 (Inner) PRE-PREG Layer 4 (Inner) INNER LAYER Layer 5 (Inner) PRE-PREG Layer 6 (Outer) FOIL

Impedance Considerations Drilling of Bonded Panel Copper Laminate Drilled Hole Layer 1 Impedance Considerations Layer 2 Press temperature and pressure have an effect on the flatness and hence impedance. This should be checked prior to drilling Drilling itself does not effect impedance Layer 3 Layer 4 Layer 5 Layer 6

Impedance Considerations Electroless Copper Process Addition of Copper to all Exposed Surfaces Copper Drilled Hole Layer 1 Impedance Considerations Layer 2 Electroless copper effects copper thickness on outer layers (T) Sometimes other solutions are used containing carbon etc Layer 3 Layer 4 Layer 5 Layer 6

Impedance Considerations Laminating and Imaging of External Layers UV sensitive film is laminated over top and bottom surfaces of PCB It is then exposed and developed, leaving an exposed image of the PCB pattern Layer 1 Impedance Considerations Layer 2 Does not effect impedance Layer 3 Layer 4 Layer 5 Layer 6 Copper

Impedance Considerations Electro-plating Process 1 Additional Copper to all Exposed Surfaces Laminated Film Plate Additional Copper Layer 1 Impedance Considerations Layer 2 Electro-plating increases the copper thickness on outer layers (T) This will always be variations in the amount of copper added. This finished copper thickness should be used in structure calculations Layer 3 Layer 4 Layer 5 Layer 6

Impedance Considerations Electro-plating Process 2 Add Tin over Exposed Copper Areas Tin Plating Laminated Film Additional Copper Layer 1 Impedance Considerations Layer 2 Does not effect impedance Layer 3 Layer 4 Layer 5 Layer 6

Impedance Considerations Electro-plating Process 3 Remove Laminated Film Laminated Film Removed Tin Plating Layer 1 Impedance Considerations Layer 2 Does not effect impedance Layer 3 Layer 4 Layer 5 Layer 6

Impedance Considerations Etch Process - Remove Exposed Copper Copper Removed Tin Plating Layer 1 Impedance Considerations Layer 2 The etch process produces an ‘etch back’ or undercut of the tracks. This can be specified by the W / W1 parameters This means that tracks will end up approximately 0,025 mm (0.001”) thinner than the original design. Layer 3 Layer 4 Layer 5 Layer 6

Impedance Considerations Tin Strip - Remove Tin Plating Tin Plating Removed Layer 1 Impedance Considerations Layer 2 The Removal of Tin will slightly reduce the copper thickness (T) on the outer layers Layer 3 Layer 4 Layer 5 Layer 6

PCB is now complete except for surface finishes and panel routing Tracks Via Hole SMD Pad Layer 1 Layer 6 Tracks

Impedance Considerations Solder Mask Application - Curtain Coated Method Apply Liquid Photo-imageable Resist, then Dry Layer 1 Impedance Considerations Some PCB Fabricators chose to check the impedance before the solder mask is added Structures can be checked in Normal and Coated mode Thickness of solder mask should be specified using H1 Layer 6

Impedance Considerations Solder Mask Application Image, Develop and Cure UV Image, Develop and Cure Layer 1 Impedance Considerations Does not effect impedance Layer 6

Impedance Considerations Surface Finish Process Apply Solder to Exposed Copper Areas Layer 1 Impedance Considerations Surface Finish (Tin / Lead / Gold / Silver) is usually only added to pads If board has no solder mask the thickness of finish should be added to T. Layer 6

Impedance Considerations Component Notation SCL2 9624 Impedance Considerations Does not effect impedance

Impedance Considerations Routing (includes second stage drilling) Impedance Considerations Controlled Impedance coupons are routed from the panel Good controls are necessary to ensure that coupons can be matched to manufacturing panels

Impedance Considerations Process finished PCB and coupon for testing Impedance Considerations Controlled Impedance coupons are routed from the panel Controls are necessary to ensure that coupons can be matched to manufacturing panels this should be performed on trial panels prior to production ramp up.

Impedance Considerations Why as a designer do you need to discuss your design with your PCB fabricator? PCB manufacture is a process, it uses materials which are not “Ideal” FR4 for example is a glass resin mix made of two substances with differing electrical properties. PCB Manufacturers need to make small adjustments to designs to maximise yields Impedance Considerations Glass Er 6 Resin Er 3 (FR4) Resin Er < 3 (High performance laminates)

Impedance Considerations Why as a designer do you need to discuss your design with your PCB fabricator? Process varies from one fabricator to another. Press pressures temperatures may vary Pre preg and Core may vary from one Supplier to another. Impedance Considerations Supplier variations

Impedance Considerations Process finished PCB and coupon for testing Impedance Considerations Controlled Impedance coupons are routed from the panel Controls are necessary to ensure that coupons can be matched to manufacturing panels this should be performed on trial panels prior to production ramp up.

Your contacts at Polar: Design & test tools for controlled impedance & Signal integrity PCB Faultfinding systems & software www.polarinstruments.com ©2003 Polar Instruments Your contacts at Polar: USA: Richard Smith (800) 328 0817 UK / Europe: Neil Chamberlain +44 23 9226 9113 Asia / Pacific: Amit Bhardwaj +65 6873 7470

For more information please visit: www.polarinstruments.com Your contacts at Polar: USA: Richard Smith (800) 328 0817 UK / Europe: Neil Chamberlain +44 23 9226 9113 Asia / Pacific: Amit Bhardwaj +65 6873 7470