Real-time double buffer For hard real-time

Slides:



Advertisements
Similar presentations
Chapter 19 Fast Fourier Transform
Advertisements

DFT & FFT Computation.
David Hansen and James Michelussi
Garfield AP Computer Science
Y(J)S DSP Slide 1 Outline 1. Signals 2. Sampling 3. Time and frequency domains 4. Systems 5. Filters 6. Convolution 7. MA, AR, ARMA filters 8. System identification.
Digital Kommunikationselektronik TNE027 Lecture 5 1 Fourier Transforms Discrete Fourier Transform (DFT) Algorithms Fast Fourier Transform (FFT) Algorithms.
DFT and FFT FFT is an algorithm to convert a time domain signal to DFT efficiently. FFT is not unique. Many algorithms are available. Each algorithm has.
Analysis of Algorithms
Lecture #17 INTRODUCTION TO THE FAST FOURIER TRANSFORM ALGORITHM Department of Electrical and Computer Engineering Carnegie Mellon University Pittsburgh,
Binary & Decimal numbers = 3* * *10 + 5*1 = 3* * * *10 0 Decimal system: Ten digits: 0,1,2,3,…,9 Example:
Introduction to Fast Fourier Transform (FFT) Algorithms R.C. Maher ECEN4002/5002 DSP Laboratory Spring 2003.
Chapter 12 Fourier Transforms of Discrete Signals.
Lecture #18 FAST FOURIER TRANSFORM INVERSES AND ALTERNATE IMPLEMENTATIONS Department of Electrical and Computer Engineering Carnegie Mellon University.
MergeSort Source: Gibbs & Tamassia. 2 MergeSort MergeSort is a divide and conquer method of sorting.
Computer ArchitectureFall 2007 © August 29, 2007 Karem Sakallah CS 447 – Computer Architecture.
Unit 7 Fourier, DFT, and FFT 1. Time and Frequency Representation The most common representation of signals and waveforms is in the time domain Most signal.
Number Systems and Arithmetic
Fast Fourier Transforms
The Binary Number System
Arithmetic for Computers
Computer Arithmetic Nizamettin AYDIN
A little bit of exercise.. ;). Exercise Given to you are some binary to decimal examples : Given to you are some binary to decimal examples : Tens Units.
Number Systems Spring Semester 2013Programming and Data Structure1.
Analysis of Algorithms
Hossein Sameti Department of Computer Engineering Sharif University of Technology.
CPS120: Introduction to Computer Science Computer Math: Converting to Decimal.
Digital Signal Processing Chapter 3 Discrete transforms.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Under-Graduate Project Case Study: Single-path Delay Feedback FFT Speaker: Yu-Min.
1 Parallel Sorting Algorithm. 2 Bitonic Sequence A bitonic sequence is defined as a list with no more than one LOCAL MAXIMUM and no more than one LOCAL.
Reconfigurable FFT architecture
Speaker: Darcy Tsai Advisor: Prof. An-Yeu Wu Date: 2013/10/31
DEPARTMENTT OF ECE TECHNICAL QUIZ-1 AY Sub Code/Name: EC6502/Principles of digital Signal Processing Topic: Unit 1 & Unit 3 Sem/year: V/III.
Fast Fourier Transforms. 2 Discrete Fourier Transform The DFT pair was given as Baseline for computational complexity: –Each DFT coefficient requires.
The Discrete Fourier Transform
Lecture 6: Floating Point Number Representation Information Representation: Floating Point Number Representation Lecture # 7.
بسم الله الرحمن الرحيم Digital Signal Processing Lecture 14 FFT-Radix-2 Decimation in Frequency And Radix -4 Algorithm University of Khartoum Department.
Discrete Fourier Transform
1 Paper reading A New Approach to FFT Processor Speaker: 吳紋浩 第六組 洪聖揚 吳紋浩 Adviser: Prof. Andy Wu Mentor: 陳圓覺.
CPE 201 Digital Design Lecture 2: Digital Systems & Binary Numbers (2)
MATH Lesson 2 Binary arithmetic.
Programming and Data Structure
DIGITAL SIGNAL PROCESSING ELECTRONICS
An Iterative FFT We rewrite the loop to calculate nkyk[1] once
Number Systems.
Number System conversions
Computer Organization and ASSEMBLY LANGUAGE
Fast Fourier Transforms Dr. Vinu Thomas
MergeSort Source: Gibbs & Tamassia.
FAST FOURIER TRANSFORM ALGORITHMS
A New Approach to Pipeline FFT Processor
Lecture #17 INTRODUCTION TO THE FAST FOURIER TRANSFORM ALGORITHM
Real-time 1-input 1-output DSP systems
4.1 DFT In practice the Fourier components of data are obtained by digital computation rather than by analog processing. The analog values have to be.
Fast Fourier Transformation (FFT)
Chapter 9 Computation of the Discrete Fourier Transform
LECTURE 18: FAST FOURIER TRANSFORM
ECE 352 Digital System Fundamentals
Chapter 19 Fast Fourier Transform
Speaker: Yumin Adviser: Prof. An-Yeu Wu Date: 2013/10/24
Number Systems Rayat Shikshan Sanstha’s
x/÷ Numbers Year 3-4 – Multiply and divide a multiple of 10
The Cooley-Tukey decimation-in-time algorithm
Lecture #18 FAST FOURIER TRANSFORM ALTERNATE IMPLEMENTATIONS
Fast Fourier Transform (FFT) Algorithms
Speaker: Chris Chen Advisor: Prof. An-Yeu Wu Date: 2014/10/28
Lecture #17 INTRODUCTION TO THE FAST FOURIER TRANSFORM ALGORITHM
LECTURE 18: FAST FOURIER TRANSFORM
COE 202: Digital Logic Design Number Systems Part 2
Fourier Transforms of Discrete Signals By Dr. Varsha Shah
Presentation transcript:

Real-time double buffer For hard real-time We really need algorithms that are O(N) DFT is O(N2) but FFT reduces it to O(N log N) Xk = Sn=0N-1 xn WNnk to compute N values (k = 0 … N-1) each with N products (n = 0 … N-1) takes N 2 products

2 warm-up problems Find minimum and maximum of N numbers minimum alone takes N comparisons maximum alone takes N comparisons minimum and maximum takes 1 1/2 N comparisons use decimation Multiply two N digit numbers (w.o.l.g. N binary digits) Long multiplication takes N2 1-digit multiplications Partitioning factors reduces to 3/4 N2 Can recursively continue to reduce to O( N log2 3)  O( N1.585)

Decimation and Partition x0 x1 x2 x3 x4 x5 x6 x7 Decimation (LSB sort) x0 x2 x4 x6 EVEN x1 x3 x5 x7 ODD Partition (MSB sort) x0 x1 x2 x3 LEFT x4 x5 x6 x7 RIGHT Decimation in Time  Partition in Frequency Partition in Time  Decimation in Frequency

DIT FFT If DFT is O(N2) then DFT of half-length signal takes only 1/4 the time thus two half sequences take half the time Can we combine 2 half-DFTs into one big DFT ? separate sum in DFT by decimation of x values we recognize the DFT of the even and odd sub-sequences we have thus made one big DFT into 2 little ones

DIT is PIF We get further savings by exploiting the relationship between decimation in time and partition in frequency comparing frequency values in 2 partitions Note that same products just different signs + - + - + - + - Using the results of the decimation, we see that the odd terms all have - sign ! combining the two we get the basic "butterfly"

DIT all the way We have already saved but we needn't stop after splitting the original sequence in two ! Each half-length sub-sequence can be decimated too Assuming that N is a power of 2, we continue decimating until we get to the basic N=2 butterfly

Bit reversal the input needs to be applied in a strange order ! So abcd  bcda  cdba  dcba The bits of the index have been reversed ! (DSP processors have a special addressing mode for this)

Radix-2 DIT

Radix-2 DIF