Lecture 16 ANNOUNCEMENTS OUTLINE MOS capacitor (cont’d)

Slides:



Advertisements
Similar presentations
Chapter 6 The Field Effect Transistor
Advertisements

Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 12 Lecture 12: MOS Transistor Models Prof. Niknejad.
Lecture 11: MOS Transistor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Lecture #16 OUTLINE Diode analysis and applications continued
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Spring 2007EE130 Lecture 36, Slide 1 Lecture #36 ANNOUNCEMENTS Updated information for Term Project was posted on 4/14 Reminder: Coffee Hour today at ~4PM!
EE105 Fall 2007Lecture 16, Slide 1Prof. Liu, UC Berkeley Lecture 16 OUTLINE MOS capacitor (cont’d) – Effect of channel-to-body bias – Small-signal capacitance.
Qualitative Discussion of MOS Transistors. Big Picture ES220 (Electric Circuits) – R, L, C, transformer, op-amp ES230 (Electronics I) – Diodes – BJT –
ECE 342 Electronic Circuits 2. MOS Transistors
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.
Introduction to MOS Transistors
MOS Capacitor Lecture #5. Transistor Voltage controlled switch or amplifier : control the output by the input to achieve switch or amplifier Two types.
The Devices: MOS Transistor
UNIT II : BASIC ELECTRICAL PROPERTIES
Chapter 6 The Field Effect Transistor
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
Day 9: September 27, 2010 MOS Transistor Basics
MOS Field-Effect Transistors (MOSFETs)
Lecture #14 OUTLINE Midterm #1 stats The pn Junction Diode
Recall Last Lecture Common collector Voltage gain and Current gain
Digital Electronics Class Lecture October 22, 2008
DMT 241 – Introduction to IC Layout
Revision CHAPTER 6.
Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson.
Intro to Semiconductors and p-n junction devices
Announcements HW1 is posted, due Tuesday 9/4
3: CMOS Transistor Theory
Lecture 17 OUTLINE The MOS Capacitor (cont’d) Small-signal capacitance
VLSI System Design Lect. 2.1 CMOS Transistor Theory
Lecture #30 OUTLINE The MOS Capacitor Electrostatics
Long Channel MOS Transistors
Lecture 19 OUTLINE The MOSFET: Structure and operation
Notes on Diodes 1. Diode saturation current:  
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
Reading: Finish Chapter 17,
Day 10: September 26, 2012 MOS Transistor Basics
Qualitative Discussion of MOS Transistors
VLSI Design CMOS Transistor Theory
Lecture 17 OUTLINE The MOS Capacitor (cont’d) Small-signal capacitance
MOSFET POWERPOINT PRESENTATION BY:- POONAM SHARMA LECTURER ELECTRICAL
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
MOSFETs - An Introduction
Lecture 17 OUTLINE The MOS Capacitor (cont’d) Small-signal capacitance
Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
EMT 182 Analog Electronics I
Device EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731
Lecture 16 OUTLINE The MOS Capacitor (cont’d) Electrostatics
Lecture #17 (cont’d from #16)
Lecture 3: CMOS Transistor Theory
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
Lecture 16 OUTLINE The MOS Capacitor (cont’d) Electrostatics
CP-406 VLSI System Design CMOS Transistor Theory
Lecture #15 OUTLINE Diode analysis and applications continued
Lecture 3: CMOS Transistor Theory
Lecture 20 OUTLINE The MOSFET (cont’d)
Lecture 20 OUTLINE The MOSFET (cont’d)
Lecture 3: CMOS Transistor Theory
Lecture 16 OUTLINE The MOS Capacitor (cont’d) Electrostatics
Lecture 16 OUTLINE The MOS Capacitor (cont’d) Electrostatics
Chapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors
Presentation transcript:

Lecture 16 ANNOUNCEMENTS OUTLINE MOS capacitor (cont’d) Wed. discussion section (Eudean Sun) moved to 2-3PM in 293 Cory HW#9 is posted online. OUTLINE MOS capacitor (cont’d) Effect of channel-to-body bias Small-signal capacitance PMOS capacitor NMOSFET in ON state Derivation of I-V characteristics Regions of operation Reading: Chapter 6.2.2

VGB = VTH (Threshold) VTH is defined to be the gate voltage at which the inversion-layer carrier concentration is equal to the channel dopant concentration. For an NMOS device, n = NA at the surface (x=0) when VGB = VTH: The semiconductor potential is The potential in the body (“bulk”) is At VGB = VTH, the potential at the surface is The total potential dropped in the semiconductor is 2fB The depletion width is Xd -tox -tox Xd

Effect of Channel-to-Body Bias When a MOS device is biased in the inversion region of operation, a PN junction exists between the channel and the body. Since the inversion layer of a MOSFET is electrically connected to the source, a voltage can be applied to the channel. VG ≥ VTH If the source/channel of an NMOS device is biased at a higher potential (VC) than the body potential (VB), the channel-to-body PN junction is reverse biased. The potential drop across the depletion region is increased. The depletion width is increased: The depletion charge density (Qdep= qNAXd) is increased. The inversion-layer charge density is decreased, i.e. VTH is increased.

Small-Signal Capacitance The MOS capacitor is a non-linear capacitor: If an incremental (small-signal) voltage dVG is applied in addition to a bias voltage VG, the total charge on the gate is Thus, the incremental gate charge (dQG) resulting from the incremental gate voltage (dVG) is CG is the small-signal gate capacitance: constant charge

(N)MOS C-V Curve The MOS C-V curve is obtained by taking the slope of the Q-V curve. CG = Cox in the accumulation and inversion regions of operation. CG is smaller, and is a non-linear function of VGB in the depletion region of operation.

MOS Small-Signal Capacitance Model Accumulation Depletion Inversion The incremental charge is located at the semiconductor surface The incremental charge is located at the bottom edge of the depletion region The incremental charge is located at the semiconductor surface

MOS Capacitive Voltage Divider In the depletion (sub-threshold) region of operation, an incremental change in the gate voltage (DVGB) results in an incremental change in the channel potential (DVCB) that is smaller than DVGB: How can we maximize DVCB/DVGB ?

PMOS Capacitor The PMOS structure can also be considered as a parallel-plate capacitor, but with the top plate being the negative plate, the gate insulator being the dielectric, and the n-type semiconductor substrate being the positive plate. The positive charges in the semiconductor (for VGB < VFB) are comprised of holes and/or donor ions. Inversion VGB < VTH Depletion VTH <VGB < VFB Accumulation VGB > VFB -tox -tox -tox Xd,max Xd

PMOS Q-V , C-V inversion depletion accumulation accumulation depletion

MOSFET in ON State (VGS > VTH) The channel charge density is equal to the gate capacitance times the gate voltage in excess of the threshold voltage. Areal inversion charge density [C/cm2]: Note that the reference voltage is the source voltage. In this case, VTH is defined as the value of VGS at which the channel surface is strongly inverted (i.e. n = NA at x=0, for an NMOSFET).

MOSFET as Voltage-Controlled Resistor For small VDS, the MOSFET can be viewed as a resistor, with the channel resistance depending on the gate voltage. Note that

MOSFET Channel Potential Variation If the drain is biased at a higher potential than the source, the channel potential increases from the source to the drain. The potential difference between the gate and channel decreases from the source to drain.

Charge Density along the Channel The channel potential varies with position along the channel: The current flowing in the channel is The carrier drift velocity at position y is where mn is the electron field-effect mobility

Drain Current, ID (for VDS<VGS-VTH) Integrating from source to drain:

ID-VDS Characteristic For a fixed value of VGS, ID is a parabolic function of VDS. ID reaches a maximum value at VDS = VGS- VTH.

Inversion-Layer Pinch-Off (VDS>VGS-VTH) When VDS = VGS-VTH, Qinv = 0 at the drain end of the channel.  The channel is “pinched-off”. As VDS increases above VGS-VTH, the pinch-off point (where Qinv = 0) moves toward the source. Note that the channel potential VC is always equal to VGS-VTH at the pinch-off point. The maximum voltage that can be applied across the inversion-layer channel (from source to drain) is VGS-VTH. The drain current “saturates” at a maximum value.

Current Flow in Pinch-Off Region Under the influence of the lateral electric field, carriers drift from the source (through the inversion-layer channel) toward the drain. A large lateral electric field exists in the pinch-off region: Once carriers reach the pinch-off point, they are swept into the drain by the electric field.

Drain Current Saturation (Long-Channel MOSFET) For VDS > VGS-VTH:

MOSFET Regions of Operation When the potential difference between the gate and drain is greater than VTH, the MOSFET is operating in the triode region. When the potential difference between the gate and drain is equal to or less than VTH, the MOSFET is operating in the saturation region.

Triode or Saturation? In DC circuit analysis, when the MOSFET region of operation is not known, an intelligent guess should be made; then the resulting answer should be checked against the assumption. Example: Given mnCox = 100 mA/V2, VTH = 0.4V. If VG increases by 10mV, what is the change in VD?