Upgrading the Digital Component of the Bunch Current Monitors

Slides:



Advertisements
Similar presentations
26-Sep-11 1 New xTCA Developments at SLAC CERN xTCA for Physics Interest Group Sept 26, 2011 Ray Larsen SLAC National Accelerator Laboratory New xTCA Developments.
Advertisements

1 EE40 Summer 2010 Hug EE40 Lecture 10 Josh Hug 7/17/2010.
Conversion Between Video Compression Protocols Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin Cooperated with:
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
S. Zuberi, University of Rochester Digital Signal Processing of Scintillator Pulses Saba Zuberi, Wojtek Skulski, Frank Wolfs University of Rochester.
STARLight PDR 3 Oct ‘01C.1 Hansen STARLight Peter Hansen PROJECT OVERVIEW.
Kabuki 2800 “a real-time digital audio effects system for performance” team “Big Country” presents ECEN4610 Preliminary Design Review 14 September 2006.
Joshua “Rock Star” Jenkins Jeff “Tremolo” Smith Jairo “the boss” Rojas
1 BROOKHAVEN SCIENCE ASSOCIATES NSLS-II Stability Workshop April , 2007 NSLS-II Electrical Systems G. Ganetis NSLS-II Electrical Systems NSLS-II.
Digital Graphics and Computers. Hardware and Software Working with graphic images requires suitable hardware and software to produce the best results.
Developing a DSP Core using an FPGA Prototype for Scintillation Detector Signals Submitted to: Communication & Electronics Dept., Al Azhar University.
Professor: Chi-Jo Wang Student : Nguyen Thi Hoai Nam DIGITAL SIGNAL PROCESSOR AND ENERGY CONTROL.
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Physics of Particle Accelerators Kalanand Mishra Department of Physics University of Cincinnati.
1/38 Passive components and circuits - CCP Lecture 5.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
1 of 22 Glaciers and Ice Sheets Interferometric Radar (GISIR) Center for Remote Sensing of Ice Sheets, University of Kansas, Lawrence, KS
Digital Signal Processing and Generation for a DC Current Transformer for Particle Accelerators Silvia Zorzetti.
SPIE, PA-IVKrzysztof Czuba1 Improved fiber-optic link for the phase reference distribution system for the TESLA technology based projects Krzysztof.
טכניון – מכון טכנולוגי לישראל הפקולטה להנדסת חשמל PowerPC based reliable computer Students:Guy Derry Gil Wiechman Instructor: Isaschar Walter Winter 2003.
Figure 2 gives an overview of the hardware components of the upgraded Main Injector BPM system. The figure shows 2 signal channels which produce one position.
Initial Performance Results of the APS P0 (Transverse Bunch-to-Bunch) Feedback System N. DiMonte#, C.-Y. Yao, Argonne National Laboratory, Argonne, IL.
Booster Top-off Computer Controls System C. Timossi November 22, 2004.
NUCLOTRON CONTROL SYSTEM (NCS) V.Andreev, E.Frolov, A.Kirichenko, A.Kovalenko, B.Vasilishin, V.Volkov Laboratory of High Energies, JINR, Dubna.
Fast feedback, studies and possible collaborations Alessandro Drago INFN-LNF ILCDR07 Damping Rings R&D Meeting 5-7 March 2007.
Jørgen S. Nielsen Institute for Storage Ring Facilities (ISA) Aarhus University Denmark 1 ESLS-RF 14 (29-30/9 2010), ASTRID and ASTRID2 new LLRF.
TeV BLM Review 4/19/041 Tevatron BLM Review - Schedule BLM Replacement Prototype schedule: Provide prototype digitizer cards, crate, readout path by ~
GROUP 6 WIDEBAND ARTIFICIAL PULSAR Alexander Botten Kerlin Canelli Advisor: Randy McCullough.
BIC Issues Alan Fisher PEP-II Run-4 Post-Mortem Workshop 2004 August 4–5.
M.Moll, M.Silari, H.Vincke – 3.April Feedback  In total 134 forms filled:
LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.
ATF DR BPM Upgrade Janice Nelson, Doug McCormick, Justin May, Andrei Seryi, Tonee Smith, Mark Woodley.
LHCb – Calo Upgrade Meeting – 20th October 2013 – CERN Upgrade Calo FE Review Comments: Analog D. Gascon for the LHCb calo group Universitat de Barcelona.
THEMIS CDR 1 UCB, June 16, 2004 ESA & SST (ETC) Interface Board Critical Design Review Robert Abiad University of California - Berkeley.
THEMIS Instrument CDR 1 UCB, April 20, 2004 ESA & SST (ETC) Interface Board Critical Design Review Robert Abiad University of California - Berkeley.
Tevatron Beam Position Monitor Upgrade Stephen Wolbers (for the Tevatron BPM Upgrade Project) PAC05, Knoxville, TN May 16-20, 2005.
RF Commissioning D. Jacquet and M. Gruwé. November 8 th 2007D. Jacquet and M. Gruwé2 RF systems in a few words (I) A transverse dampers system ACCELERATING.
Progress Report on the Ultra-fast Harmonic Kicker Cavity Design and Beam Dynamic Simulation Yulu Huang 1,2 H. Wang 1, R. A. Rimmer 1, S. Wang 1 1.Thomas.
ESS Timing System Plans Timo Korhonen Chief Engineer, Integrated Control System Division Nov.27, 2014.
A SEMINAR TOPIC ON LANDMINE DETECTION USING IMPULSE GROUND PENETRATING RADAR A SEMINAR TOPIC ON LANDMINE DETECTION USING IMPULSE GROUND PENETRATING RADAR.
Components of Mechatronic Systems AUE 425 Week 2 Kerem ALTUN October 3, 2016.
Lesson 1 PLC BASICS. PLC Definition  Programmable Logic Controllers are industrial computers that control machine and other applications.  PLC have.
Cosmic Microwave Technology, Inc.
Detector building Notes of our discussion
BI-day 2014, The SEM-grid renovation project Michel Duraffourg
402.5 MHz Debunching in the Ring
ILC LLRF Status Ruben Carcagno, Brian Chase
Enrico Gamberini, Giovanna Lehmann Miotto, Roland Sipos
Chapter 7.2 Computer Architecture
FF-LYNX (*): Fast and Flexible Electrical Links for Data Acquisition and Distribution of timing, trigger and control signals in future High Energy Physics.
Status of the Beam Phase and Intensity Monitor for LHCb
Introduction What is an oscilloscope?.
Lecture-1 Introduction
Chapter 8 Data Acquisition
Table 1: The specification of the PSICM and the ePSICM Prototypes
Intra-Pulse Beam-Beam Scans at the NLC IP
University of California Los Angeles
A sample is injected into the spectrometer and heated to a vapour.
Beam Current Monitoring with ICT and BPM Electronics
Five Key Computer Components
Modularity In Design for Microwave Spectroscopy Equipment
Bunch by Bunch Profiling with a Rotating X-ray Mask
Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.
Presented by Mohsen Shakiba
Bunch Profiling with a Rotating Mask
Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.
Beam Charge Measurement &Injection efficiency
R. Denz, TE-MPE-EP Acknowledgements: J. Steckert
Presentation transcript:

Upgrading the Digital Component of the Bunch Current Monitors Josh Kline Mentor: Alan Fisher

Where? What? Why? The PEP II storage rings at the Stanford Linear Accelerator Center. The digital portion of the bunch current monitor interface system. The original components are from 1995 and have become difficult to replace.

How the ring works Electrons/positrons are fed to the ring from the linear accelerator. The ring pushes bunches of electrons/positrons around the ring using microwave radiation. Buckets are phases of the standing microwave that supplies the bunch with the energy equal to what it radiates.

How the detectors work The detector measures the electric field of a passing charge bunch. The charge bunches are moving with relativistic speed, causing the electric field to flatten so the detector sees a fast pulse. v

The analog electronics The analog system turns the fast pulse of the bunch current detector into two periods of a sinusoid using a comb filter with a reference frequency of 1428 MHz the then signal goes through a low pass filter and is then digitized.

BLOCK DIAGRAM Detector Current system Comb filter Digitizer Decimator 6 FPGAs Digital to Analog Digitizer Decimator 6 FPGAs Detector Proposed system Comb filter Digitizer FPGA Digital to analog Main control

The current system Big problem, some of the electronics have become to old to be replaced. Little problem, the system is too slow to handle the full data rate, so 7/8 of the data is thrown away.

The proposed system Big solution, modern components. Little solution, the new system is fast enough to sample at the full data rate.

Details Current Proposed VXI crate processor Linux computer Two Digitizers Two Decimators Twelve FPGAs One digital to analog I/O bus Linux computer One digitizer One FPGA One digital to analog I/O bus

The First Step Testing the prototype using software simulator, signal generator, and the last test will be connecting the prototype in parallel with the current system.

ModelSim

Test Bench

Conclusion The prototype has been simulated using ModelSim. The prototype has been tested using a saw tooth signal generator. The final test is yet to be preformed.