CSE 140 : Components and Design Techniques for Digital Systems

Slides:



Advertisements
Similar presentations
Logic Gates.
Advertisements

Give qualifications of instructors: DAP
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 4-1 Chapter #2: Two-Level Combinational Logic Section 2.3, Switches and Tools.
BOOLEAN ALGEBRA Saras M. Srivastava PGT (Computer Science)
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Optimization Algorithm
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
1 BOOLEAN ALGEBRA Basic mathematics for the study of logic design is Boolean Algebra Basic laws of Boolean Algebra will be implemented as switching devices.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Conversion from one number base to another Binary arithmetic Equation simplification DeMorgan’s Laws Conversion to/from SOP/POS Reading equations from.
ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’
Designing Combinational Logic Circuits
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 4: Cost of Logic Circuits and Karnaugh Maps José Nelson Amaral.
Karnaugh Maps (K maps).
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.
DE MORGAN’S THEOREM. De Morgan’s Theorem De Morgan’s Theorem.
ACOE161Digital Circuit Design1 Design Of Combinational Logic Circuits.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
ECE 331 – Digital System Design
Lecture 7 Multi-Level Gate Networks
FIGURE 3.1 Two-variable K-map
CHAPTER 3 Simplification of Boolean Functions
Lecture 3: Incompletely Specified Functions and K Maps
De Morgan’s Theorem,.
Combinational Logic Design&Analysis.
Chapter 2: Boolean Algebra and Logic Functions
ECE 2110: Introduction to Digital Systems
Computer Organisation
Boolean Algebra & De Morgan's Theorems
CHAPTER 1 : INTRODUCTION
Boolean Algebra and Combinational Logic
Princess Sumaya University
Boolean Algebra – Part 1 ECEn 224.
ECE 331 – Digital System Design
Optimized Implementation of Logic Function
Digital Logic and Design
Basics Combinational Circuits Sequential Circuits
Karnaugh Maps (K-Maps)
CSE 311 Foundations of Computing I
Boolean Algebra.
Lecture 3: Incompletely Specified Functions and K Maps
Lecture 4 Sums of Product Circuits Simplification
Boolean Algebra.
Optimized Implementation of Logic Function
BASIC & COMBINATIONAL LOGIC CIRCUIT
CSE140 HW2 Preparation Xinyuan Wang 04/20/2018.
ECE 331 – Digital System Design
EECS 465: Digital Systems Lecture Notes # 2
Digital Logic & Design Dr. Waseem Ikram Lecture 13.
Circuits, Truth Tables & Boolean Algebra
Combinatorial Logic Circuit
Optimization Algorithm
Reading: Hambley Ch. 7 through 7.5
Chapter 3 Gate-level Minimization.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION Part (a)
Optimized Implementation of Logic Function
COE 202: Digital Logic Design Combinational Logic Part 3
Logic Gates By Dr.Mazin Alzewary
Instructor: Alexander Stoytchev
Overview Part 2 – Circuit Optimization
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Circuits, Truth Tables & Boolean Algebra
Laws & Rules of Boolean Algebra
ECE 331 – Digital System Design
Computer Architecture
Presentation transcript:

CSE 140 : Components and Design Techniques for Digital Systems Discussion Session 3 Mihir Patankar mpatanka@eng.ucsd.edu

Midterm review Transistors and Logic gates Boolean Algebra SOP, POS K-maps and logic minimization COMBINATION OF THESE !!!

Transistors and Logic gates Gates and transistors NOT NAND

Boolean Algebra Summary De Morgan’s Theorem (A+B+C+ …..)’ = A’ . B’ . C’ + …… (A.B.C. …..)’ = A’ + B’ + C’ + ... Consensus Theorem AB + A’C + BC = AB + A’C

Practice Problem (Boolean Algebra + Transistors) Find output Q. Simplify using boolean algebra. Draw simplified circuit using NOR gates and INVERTERS only.

k-maps Intuitive way to simplify boolean equations with few variables Just another way of representing the truth table in a grid Helps grouping and logic simplification

Practice Problem (k-map + SOP + POS) F(A,B,C,D) = ∑m(1,2,4,5,7,11,15) + DC(0,8) Implicants : Any VALID grouping of 1’s. ALL subcubes are implicants Prime Implicants : Implicant which is NOT a part of any other subcube Essential Prime implicants : Contains at least one 1 that cannot be combined by any other sub cube

SOP Minimisation F(A,B,C,D) = A’C’ + A’B’D’ + BCD + ACD

POS Minimisation F(A,B,C,D) = (A+B+C’+D’). (A’+C). (A’+D)

Some more practice problems !!

Homework 2 Problem 2 Simplify to minimal SOP : (a’ + c + d)(b + c + d)(a + b + c’) Simplify to minimal POS : a’c+a’b’d+cd’

Word Problem A logic network has three inputs (A, B, C) and one output (Z). In the following situations we set the output Z to either a logic zero or one: 1. The output Z is logic 1 when the binary value of ABC is greater than 3 and odd. 2. When the binary value of ABC is greater than 3 and even, Z is a logic 0 3. When the binary value of ABC is less than 3, the output Z follows the result of the expression B⊕C 4. Don’t care otherwise Give truth table, canonical SOP, minimal SOP

MT Fall 15 : Problem 1 Consider following Boolean expressions: F0=(x + y)(x' + y') + x'y' + xy F1=xy’+x’y F2=(x’+y)(x+y’) Prove that F0=F1+F2 using Boolean algebra

MT Fall 15 : Problem 2 A car has a fuel level detector that outputs the current fuel level as a 3­bit binary number abc corresponding to values ranging from 000=empty to 111=full. Create a circuit that illuminates a “low fuel” indicator light by setting output L to 1 when the fuel level drops below level 3 (011 ­ not inclusive). Give truth table, canonical SOP, minimal SOP