Multi-Function Connector Proposal (11-118r0)

Slides:

Advertisements

Similar presentations

Security Systems BU Communication Systems ST/SEU-CO 1 DCN MCCU SD Hardware Multi- Central Control Units MCCU System Hardware Basic PC Multi-

Advertisements

Twisted Pair Cable Dense assembly (OD 5-7 mm) with –Twisted pairs : total 21; 44-pin mm dual row Omnetics connector differential signals single-ended.

Multi-Drop Sealed Connector System Introduction Fully sealed to IP66 & 67, the Multi-Drop Sealed Connector System uses cable-pierce technology to offer.

Mircea BogdanJuly 11, Crosstalk Test on CsI Front-End Cable Rev.B The University of Chicago.

Sales Presentation November 2010

EXTERNAL COMMUNICATIONS DESIGNING AN EXTERNAL 3 BYTE INTERFACE Mark Neil - Microprocessor Course 1 External Memory & I/O.

OSI MODEL Maninder Kaur

The AMD Athlon ™ Processor: Future Directions Fred Weber Vice President, Engineering Computation Products Group.

PC Maintenance: Preparing for A+ Certification

Improving Networks Worldwide. UNH InterOperability Lab Serial Advanced Technology Attachment (SATA) Use Cases.

04/02/2004 az Outer Tracker Distribution Boxes 1 EFNI H K Outer Tracker Distribution Boxes Ad Berkien Tom Sluijk Albert Zwart.

TCSS 372A Computer Architecture. Getting Started Get acquainted (take pictures) Discuss purpose, scope, and expectations of the course Discuss personal.

Presented by: Reshef Schreiber Itay Leibovich Instructed by: Eran Segev.

University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.

CSS Lecture 2 Chapter 3 – Connecting Computer Components with Buses Bus Structures Synchronous, Asynchronous Typical Bus Signals Two level, Tri-state,

Bus A bus is an interface between a generic computer and a specific adapter that you install.

20 PIN MOTHERBOARD MAIN POWER 24 PIN MOTHERBOARD MAIN POWER 20+4 PIN MOTHERBOARD MAIN POWER 4 PIN GRAPHICS 8 PIN GRAPHICS.

UNH InterOperability Lab Serial Advanced Technology Attachment (SATA) Use Cases.

Improving Networks Worldwide. UNH InterOperability Lab Serial Attached SCSI (SAS) Use Cases.

Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.

Peripheral Buses COMP Jamie Curtis. PC Buses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.

Asis AdvancedTCA Class What is a Backplane? A backplane is an electronic circuit board Sometimes called PCB (Printed Circuit Board) containing circuitry.

Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 20 – The Hard Drive Interface.

The AGP (Accelerated Graphics Port)

Peripheral Busses COMP Jamie Curtis. PC Busses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.

HyperTransport™ Technology I/O Link Presentation by Mike Jonas.

Figure 1-2 Inside the computer case

ST/PRM3-EU | | © Robert Bosch GmbH reserves all rights even in the event of industrial property rights. We reserve all rights of disposal such as copying.

Silicon Building Blocks for Blade Server Designs accelerate your Innovation.

PCI Team 3: Adam Meyer, Christopher Koch,

Identities and Network Access Identifier in M2M Page 1 © GPP2 3GPP2 and its Organizational Partners claim copyright in this document and individual.

Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.

Multi-Field Range Encoding for Packet Classification in TCAM Author: Yeim-Kuan Chang, Chun-I Lee and Cheng-Chien Su Publisher: INFOCOM 2011 Presenter:

Network Cabling Primary Cable Types The Network Interface Card Wireless Networking 1.

CSS 372 Oct 4th - Lecture 3 Chapter 3 – Connecting Computer Components with Buses Bus Structures Synchronous, Asynchronous Typical Bus Signals Two level,

Requirements concerning the interface linking the BPM to the quadrupole M. Wendt, S. Zorzetti.

1 PCI Express. 2FUJITSU CONFIDENTIAL What is PCI Express PCI-Express, formerly known as 3GIO(3 rd Generation I/O, is a 2-way, serial connection that carries.

Industrial Controls Engineering Department First CERN PXI Users Group meeting 19 th October 2011 – Hubert REYMOND – EN/ICE 1.

Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.

LAN Sephiroth Kwon GRMA OUTLINE Diagram Voltage Clock Head Signal Description Repair Flow Chart.

3/22 How a Bus Works. Roll Call Lecture: –general traces addresses sizes types –How a PCI bus works.

/ Confidential Specification Table 42HD ITEMLC420WX5-SLA1 General Active Area(mm×mm) X Resolution 1366X768 Display mode S-IPS.

BER-tester for GEB board. Main components&restrictions TLK2501 serializer/deserializer/pseudo random generator Genesys FPGA development board Multiplexer.

NET+OS 6.1 Training. GPIO APIs NET+OS 6.1 Signal Multiplexing System tradeoffs affecting pin count at design-time. –NS9750 unit cost reduced by conserving.

Differential Signal Path for 64 ch ZTF Mosaic Roger Smith and Stephen Kaye California Institute of Technology.

What is a Bus? A Bus is a communication system that transfers data between components inside a computer or between computers. Collection of wires Data.

This courseware is copyrighted © 2016 gtslearning. No part of this courseware or any training material supplied by gtslearning International Limited to.

Liaison Process for T13 & SATA-IO (Proposed) Brian Dees April 2005.

SAS 3.0 2x and 4x 12Gb/s MultiLink Connector Proposal September 13, 2010 Page 1.

Testing PCI Express Generation 1 & 2 with the RTO Oscilloscope

AIC/XTORE SAS OVERVIEW

Current DCC Design LED Board

HyperTransport™ Technology I/O Link

Product Description Highlights Product Image 25.8G Cable Assemblies

Intel Desktop Board D945GTP

SCSI over PCI Express (SOP) use cases

What’s in the Box?.

T10/11-119r0 by Robert Elliott, HP 7 March 2011

Comments on OCP Mezz v3 & Connector/Pinout Proposal

ASP/H – CRM Interface John DeHart Applied Research Laboratory Computer Science and Engineering Department

Presented by… Patrick Curtin James Dieteman Christopher Sanford

Master I/O Connectors PL12 PL14 PL21 PL20 PL17.

Introduction to Computing

PERSPECTIVE ON MICROWAVE MONITOR AND CONTROL INTERFACES

EVGA nForce™ 790i Ultra SLI

Prop-50 IP Address Transfers

1ch HD Video Active Transmitter/Receiver

The Medium Access Control

Presentation transcript:

Multi-Function Connector Proposal (11-118r0) Barry Olawsky (3/7/2010) 11-118r0 Multi-Function Connector Proposal

Connector Selection Criteria Support both enterprise and client PCI Express sideband signaling requirements Interoperability with legacy interfaces (SAS, SATA and new Multilink) Dual domain support Crosstalk between new and legacy pins Deteriorated channel performance with addition of new pins Power Consumption 11-118r0 Multi-Function Connector Proposal

PCI Express Sideband Requirements Single Domain 11-118r0 Multi-Function Connector Proposal

PCI Express Sideband Requirements Dual Domain 11-118r0 Multi-Function Connector Proposal

11-118r0 Multi-Function Connector Proposal Mechanical Details Utilize existing contact design and pitch for new main section signals (23 + 10 pins) Ensures mechanical interoperability with legacy SATA, SAS and new Multilink Two pairs of 100MHz differential clock added at ends of connector to support dual domain (6 pins) Accommodates additional sideband pins in PCI Express edge connector interface 11-118r0 Multi-Function Connector Proposal

Multi-Function Signal Assignments Sidebands located on pins E1 to E10 and E25 to E33 Pins E29 to E33 shared with multilink Header post location for clocks to address crosstalk concerns with legacy primary port First mate: P4, P12 Second mate: S1, S4, S7, S8, S11, S14, P5, P6, P10, E11, E14, E17, E18, E21, E24, H2, H5 Third mate: All others 11-118r0 Multi-Function Connector Proposal

11-118r0 Multi-Function Connector Proposal Other Issues Usage Models Cable Support (PCI Express does not include internal cable model) Cooperation with other standards bodies 11-118r0 Multi-Function Connector Proposal

11-118r0 Multi-Function Connector Proposal