ALICE Muon Tracking Upgrade EDR Answers

Slides:



Advertisements
Similar presentations
Alice LV PS Workshop June 26, 2001 Salvatore De Pasquale INFN Bologna 1 Status of the TOF Low Voltage System Salvatore de Pasquale INFN Bologna.
Advertisements

M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.
Powering CoolRunner™ -II CPLDs. Quick Start Training Agenda Regulator Overview – Linear vs. Switching – Linear Regulators – Switching Regulators CoolRunner-II.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
Control & Monitoring of DC-DC Buck Converters Satish Dhawan Yale University Power Distribution Working Group Meeting- Tuesday 24 February 2009 ATLAS Upgrade.
© 2012 Pearson Education. Upper Saddle River, NJ, All rights reserved. Electronic Devices, 9th edition Thomas L. Floyd Electronic Devices Ninth.
Tullio Grassi ATLAS–CMS Power Working Group 31 March 2010 DC-DC converters and Power Supplies requirements for CMS HCAL Phase 1 Upgrade.
Power supply planning for upgrade OT  Scintillating Fibre Wilco Vink On behalf of the SciFi group 19 May 2014.
DC-DC Fundamentals 1.2 Linear Regulator. What is a Linear Regulator? The linear regulator is a DC-DC converter to provide a constant voltage output without.
TRT DCS overview Elzbieta Banas Zbigniew Hajduk Jolanta Olszowska (INP PAS Cracow) ID Week /TRT Operation1.
Chamber PCB s, FEB s, Cooling, HV/LV Distribution 1)PCB designs-track widths, track to track distances … 2) Double sided and Multi layer, modular approach.
Final Year Project Project Progress Presentation Title: Energy Conversion for low voltage values. Supervisor: Dr.Maeve Duffy.
Infrastructure for LHCb Upgrade workshop – MUON detector Infrastructure for LHCB Upgrade workshop: MUON power, electronics, cable Muon upgrade in a nutshell.
DC-DC Buck Converter in Inner Detector Environment
A* candidate for the power supply Wiener MPOD-LV crate w/ remote control only (except for local on/off switch) Type “EC LV” Front or rear connections (reverse.
Low Voltage Power Requirement of TOF FEEs. Maximum tray. Low Noise:  Periodic and Random Distortion (PARD) < few mV RMS Floating.
Powering the main linac implications Daniel Siemaszko, Serge Pittet OUTLINE : Cost impact of power converters, power consumption and powering.
18/7/2002Ivan Hruska EP/ATE1 LV brick for TILECAL  How to power the electronics of TILECAL ? Power supply as close as possible to electronics ?  Positives.
Power Supply Design J.SHANMUGAPRIYAN.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
F. Arteche, C. Esteban Instituto Tecnológico de Aragón D. Moya, I. Vila, A. L. Virto, A. Ruiz Instituto de Física de Cantabria Powering requirements and.
Noise studies: hardware tests and preliminary results Anna, Anton, Giovanni, Pigi, Silvia, A. Boiano, A. Vanzanella.
17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
1 E906 Pre-Amplifier Card 2009/10/07. 2 E906 Wire Chambers Station1 MWPC: –build a new E906 MWPC. –4500 channels in total. Station2 DC: –recycle old E866.
1 5 December 2012 Laurent Roy Infrastructure / Electronics Upgrade -Cabling (long distance) -Rack and Crate (space, electrical distribution, cooling) -Detector.
ALICE DCS Workshop 28/29 May 2001 Vito Manzari, INFN Bari SSD (Silicon Strip Detector) SDD (Silicon Drift Detector) SPD (Silicon Pixel Detector) Detector.
Drive beam magnets powering strategy Serge Pittet, Daniel Siemaszko CERN, Electronic Power Converter Group (TE-EPC) OUTLINE : Suggestion of.
19/2/2002Ivan Hruska EP/ATE LV power supply for TILECAL News –Market survey is close to the final state PS requirements for whole box Bricks specification.
LDO or Switcher? …That is the Question Choosing between an LDO or DC/DC Converter Frank De Stasi Texas Instruments.
MDC Silicon meeting 24 July 03 1 Run IIb SiliconTemperature Monitoring  The basic philosophy is to build on Run IIa experience and make only minor changes.
Power Distribution Existing Systems Power in the trackers Power in the calorimeters Need for changes.
Developments on power transfer at CERN (DC-DC converters) Philippe Farthouat CERN.
11 SSD Power and Cooling on the Cone STAR Integration Workshop Howard Matis May 16, 2008 STAR Integration Workshop Howard Matis May 16, 2008.
1 Possible integrated solutions to the power distribution puzzle in LHC upgrades F.Faccio, S.Michelis CERN – PH/MIC.
Fine Pixel CCD for ILC Vertex Detector ‘08 7/31 Y. Takubo (Tohoku U.) for ILC-FPCCD vertex group ILC vertex detector Fine Pixel CCD (FPCCD) Test-sample.
20 Mar 2007ACES workshop -- Switched Capacitors -- M. Garcia-Sciveres1 Switched Capacitor DC-DC converters Peter Denes, Bob Ely, Maurice Garcia-Sciveres.
Electronic Systems Support Power Supply Joint Activity Chris Parkman EP Electronic Systems Support (EP-ESS) February 26, 2003.
Doug, here are some slides. FGT Electrical Integration ethernet trig/clk DDL fiber Wiener MPOD controller ISEG 8 ch HV -4 2 mA ARC module (APV Readout.
Pixel Endcap Power Distribution Phase 1 Upgrade Plans Fermilab, University of Mississippi, University of Iowa Lalith Perera University of Mississippi CMS.
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
1/12/2010 R. CIARANFI 1 NEW NINO BOARD FOR RICH OLD AND NEW LOGISTIC NEW BOARD DESCRIPTION NEW MODULARITY 32 CH NEW FORM FACTOR FRONT END AREA AND DAQ.
Simulation results for powering serial connected magnets Daniel Siemaszko, Serge Pittet OUTLINE : Serial configuration of full rated converters.
Compilation of Dis-/Advantages of DC-DC Conversion Schemes Power Task Force Meeting December 16 th, 2008 Katja Klein 1. Physikalisches Institut B RWTH.
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
12/17/01 Ron Sidwell 1 Run2b Datapath 17 Dec Update Bill Reay, Ron Sidwell, Noel Stanton, Russell Taylor, Kansas State University.
SP & DC-DC Considering the benefits of combining serial powering and DC-DC conversion technologies in powering ATLAS SCT upgrade modules & staves Richard.
Infrastructure for LHCb Upgrade workshop – MUON detector Infrastructure for LHCB Upgrade workshop: MUON power, electronics Muon upgrade in a nutshell LV.
1 13 Octobre 2011 Laurent Roy ATCA Crate / Infrastructure in place -Rack in D3: dimension -Electrical power availability -Tell1 racks running in D3 (air.
06/03/2002Ivan Hruska EP/ATE1 LV brick for TILECAL  Overview Design summary Results from 2nd radiation tests in PSI Villingen Bulk supply Plans for future.
1 (Gerard Visser – STAR Integration Meeting 5/16/2008) STAR Forward GEM Tracker Readout/DAQ Integration G. Visser Indiana University Cyclotron Facility.
Baby MIND magnet design or “how to best magnetise a steel plate” Alexey, Etam, Gabriella, Helder, Herman Baby Mind Magnet CERN June 10, 2015.
DCS workshop,march 10th P.Saturnini, F. Jouve Slow control trigger of the muon arm Muon trigger of the muon arm Low voltage VME Crate External parameters.
Mauro Citterio Milano, PP2/Services - an update - Mauro Citterio INFN Milano Type II cables  Layout in progress  Duplication of VVDC wires.
Introduction to Linear Voltage Regulators Krishna Kishore Reddy K 2010H223084H.
Belle-II bKLM RPC Readout Power & Ground Discussion 12 th Belle II General Meeting Gerard Visser Indiana University CEEM 7/24/2012.
بحث مشترك منشور فى مؤتمر دولى متخصص (منشور ، التحكيم علي البحث الكامل) B. M. Hasaneen and Adel A. Elbaset البحث التاسع 12 th International Middle East.
TOF Low Voltage and High Voltage Systems Vahe Ghazikhanian UCLA Department of Physics and Astronomy V. Ghazikhanian July 21, 2005.
ETD PID meeting We had many presentations dedicated to the PM test .
TS2 preparatory meeting
Electronic Devices Ninth Edition Floyd Chapter 17.
Rectifiers and Filters
Mini-drawers, FE-ASIC , Integrator
Vertex Detector Mechanical R&D Design Questions and Issues
Pierluigi Paolucci - I.N.F.N. Naples
Compilation of Dis-/Advantages of DC-DC Conversion Schemes
Introduction to Linear Voltage Regulators
Chapter 6: Voltage Regulator
Report on ATF2 Third Project Meeting ATF2 Magnet Movers ATF2 Q-BPM Electronics Is SLAC ILC Instrumentation Group a good name?
RPC Electronics Overall system diagram Current status At detector
Presentation transcript:

ALICE Muon Tracking Upgrade EDR Answers Low Voltage Power Supply System October 18, 2017

Present / Upgrade Present FEE (MANU: 64 ch) Upgrade FEE (DualSAMPA: 64 ch) 3 LV lines : -2.5, + 2.5, 3.3 V Power consumption: ~ 4 mW/ch on each line Current max on one LV line (1 LVPS channel): 21 A LVPS: WIENER PL512 8 V max per channel 25 A max per channel 200 W max per channlel 12 independent channels LV lines grouped by 3  1 LVPS supplies 4 groups 2 LV lines: 1.2 V analog, 1.2 V digital Power consumption: ~7 mW/ch on digital and 0.4 mW/ch on analog  currents higher by a factor 3-4 Present Read-out board: CROCUS crate Upgrade Read-out board: SOLAR crate 1 LV lines : 3.3 V 5 read-out boards in 1 CROCUS crate Current max on one LV line (1 LVPS channel) for 1 CROCUS: 13 A LVPS: WIENER PL512 12 independent channels 1 LV line : 5 V 6 SOLAR boards in 1 SOLAR crate Current max on one LV line (1 LVPS channel) for 1 SOLAR crate: < 12 A LVPS: WIENER PL512 12 independent channels

Quadrants of stations 1 & 2

Slats of stations 5

Upgrade scenario Slats (stations 3,4,5) SOLAR boards We cannot afford to change all LVPS for cost reasons Quadrants (stations 1 & 2) 1 LV group (= 2 LVPS grouped channels) supplies 1 quadrant cathode With the DualSAMPA, 1 LV channel has a maximum current of 85 A ! Change PL512 by PL508 WIENER: 8 channels, 8V max per channel, 110 A max per channel… but 3.6 kW max for the whole LVPS No DC/DC  need 8 new PL508 LVPS (+spares) Slats (stations 3,4,5) Need to use DC/DC coneverters which can stand 50 A  still to be found; tests in progress in Ithemba Laboratory (Rony Kuriakose) The LV lines supplying 3 or 4 slats have to be splitted  2 new grouped lines needed per half-chamber PL512 can handle 6 grouped lines for upgrade (compared to 4 in present)  2 new grouped lines “recovered”  need recabling inside each LVPS PL512  need new grouped cables : 24 (1 grouped cable = 2 LV + 1 GND 16 mm2 + 2 sense) SOLAR boards 624 SOLAR boards installed in the cavern 6 SOLAR boards per SOLAR Crate No need of DC/DC Need 14 LVPS PL512: 7 INSIDE , 7 OUTSIDE As we recover the 8 LVPS PL512 from quadrants + 2 from CROCUS:  need 4 new PL512 LVPS  need 84 cables (1 cable = 1 LV + 1 GND + 1 sense)  4 new racks (2 on each side): 1 rack with 4 LVPS, 1 with LVPS

Power dissipation and voltage drop in cables Quadrants Cables: ~30 m of 16 mm2 section between LVPS and LV filter boxes + ~3 m of 10 mm2 between LV filter boxes and detector For 85 A current, the voltage drop is : 3.3 V The maximum voltage needed is: 1.7 V (DualSAMPA 1.2 V + LDO) + 3.3 V= 5 V The maximum power consumption would be : 85 A x 8 V x 8 ch = 3.2 kW for the whole LVPS PL508 (max foreseen 3.6 kW) (3.6 kW is if we had all the 8 channels corresponding to 7 mW/FEC channel; in fcat we have half with 7 mW/FEC ch and half with 4mW/FEC ch: 3.6 kW  2.9 kW) Slats Cables: N (20 + 5) m of 16 mm2 section between LVPS and LV filter boxes with a current max of 50 A and 3 m of 2.5 mm2 with 25 A (split lines) between LV filter box and detector. The voltage drop is: 1.9 V The maximum voltage needed is: 1.7 V (DualSAMPA 1.2 V + LDO) + 1.9 V= 3.6 V at DC/DC level  the power is 3.6 V x 45 A max = 162W if we consider a DC/DC efficiency ~80%, the power becomes 202 W  Voltage at LVPS: 8 V ! Power consumption: 202x12 =2.5 kW

DC-DC Studies - Overview Investigate and determine suitable commercial DC-DC converters that would meet the higher current requirements of the FEE for the upgrade. Few apt DC-DC converters were chosen and ordered evaluation boards of each for testing their performance within magnetic field (~0.7T) 0.6V-3.6, 18A out LMZ31710 2 10A paralleled DCDC converter board from Texas Instruments 0.6V-1.8V, 50A LTM4650 DCDC converter board from Linear Technology 0.6V-5V, 50A ISL8272 DCDC converter board from Intersil 0.6V-2V, 70A TPSM846C23 converter board from Texas Instruments Tests of these DCDC evaluation boards were done first at CERN DSF Magnet LAB and back here at iThemba LABS Magnet LAB Spare Shielded Filter box from P2 was used for the DCDC evaluation boards.

DC-DC Studies – Tests under Mag Field LMZ31710 18A tested at CERN DSF Magnet LAB (@ 0.5T): Tests were done with input supply of 5V, DC load of minimum 18A, magnet with 0.5T field. With no field, efficiency is seen to be better when board is perpendicular to field and same with increasing B field. Output ripple like efficiency is better when board position is perpendicular to field at 0.5T field. Output Ripple 7.6mV Lemo, 90 deg, 0.5T Output Ripple 11.6mV Lemo, 0deg, 0.5T

DC-DC Studies – Tests under Mag Field LMZ31710 18A tested at CERN DSF Magnet LAB (@ 0.5T): Testing the LMZ31710 with shielded integrated inductor at 18A was a starting point to understand effects of magnetic field on these converters. The LMZ31710 18A evaluation board performed satisfactory both with and without shielding but at 18A opposed to 45A requirement of increased current of new FEE– we would have to place 5 LMZ31710 modules in parallel to achieve output of 45A. This could mean the board size for DCDC would be greater and design of DCDC board to meet space constraints for Filter box will be crucial. In addition, with the voltage drop of 3m length from LV filter to slats ~1.9V, total DCDC output voltage required 1.9+1.7=3.6V – this will be fine as output voltage for LMZ31710 is 3.6V.

DC-DC Studies – Tests under Mag Field LTM4650 50A DCDC board tested at iThemba LABS Magnet LAB (@ 0.7T): Tests were done with input supply of 5V, DC load of minimum 50A, magnet with 0.7T field. Tests without shielded filter box @50A – DCDC board failed within few minutes - temperature of DCDC module exceeded safe operating conditions due to interference of high B field – no results able to be taken. Unlike the LMZ31710, LTM4650 integrated inductor not shielded - added cause to failure Another note about the LTM4650, the maximum output voltage is at 1.8V – with the volt drop consideration across 3m length to slats of 1.9V to achieve 1.7V at the end of 3m, this DCDC board would not work. This is the same case with the 70A TPSM846C23 from Texas instruments with output voltage max of 2V which still not tested

DC-DC Studies – Tests under Mag Field ISL8272 50A DCDC board tested at iThemba LABS Magnet LAB (@ 0.7T): Tests were done with input supply of 6V, DC load of minimum 50A, magnet with 0.7T field. Shielded integrated inductor with module. Output voltage can be adjusted from 0.6V to 5V. Initial tests without shielded filter box @50A – like the LTM4650, DCDC board failed within few minutes - temperature of DCDC module exceeded limit due to high B field. Shielded LV Filter box from P2 modified and used to test ISL8272 – at 20A DCDC board ran without fail with output ripple seen below at less than 5mV and efficiency 79.4% At 45A DCDC board fails even within shielded filter box enclosure after 10 minutes

DC-DC Studies – Summary The ISL8272 50A evaluation board performed satisfactory under shielding @20A but fails at higher current outputs of 45A as per specifications of current requirement for new FEE. Shielding seems to be crucial when dealing with commercial DCDC modules with or without shielded integrated inductors – shielding of LV Filter box not sufficient for DCDC to sustain under magnetic field of 0.7T at higher currents. ISL8272 at high current of 45A lasted longer with shielding enclosure even with failure – hence looking into even better shielding material might be best option going forward – order of Mumetal placed to retest with this board to evaluate best options going further. In addition, with the voltage drop of 3m length from LV filter to slats ~1.9V (total DCDC output voltage required 1.9+1.7=3.6V) – this will be fine as output voltage for ISL8272 is 5V and this DCDC converter see to be ideal to be implemented if best shielding is established. Also in parallel, contact with Synqor is maintained to see their solution for DCDC converters with shielding – their 50A DCDC converters are not tested for magnetic field conditions but they suggest shielded enclosure with their DCDC converters with 3 layer silicon steel, each layer 3mm thick and Dimensions 70mm X 70mm – to follow up and see feasibility for the LV system both on budget and upgrade constraints and maybe have a sample unit for testing.

Scenario: Checks to be done DC/DC: other invesigations and tests LVPS: Contact established with WIENER; no real answer yet. Cables: Discussion with Arturo t-Tauro for the cables : information has been sent; discussion tomorrow.