Combinational Functions and Circuits

Slides:



Advertisements
Similar presentations
1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.
Advertisements

Give qualifications of instructors: DAP
Princess Sumaya University
Documentation Standards
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
التصميم المنطقي Second Course
1 Tutorial: ITI1100 Dewan Tanvir Ahmed SITE, UofO.
CS 151 Digital Systems Design Lecture 17 Encoders and Decoders
Computer Arithmetic, Multiplexers Prof. Sin-Min Lee Department of Computer Science.
Combinational Logic Building Blocks
EE2174: Digital Logic and Lab
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
CS 105 Digital Logic Design
ECE 3130 – Digital Electronics and Design Lab 3 Multiplexers, Parity Generators, and Boolean functions using MUX Fall 2012 Allan Guan.
Combinational Circuits
Combinational Circuits
Morgan Kaufmann Publishers
Decoders and Multiplexers Prof. Sin-Min Lee Department of Computer Science San Jose State University.
Chapter 3 Decoder and Encoder Digital Logic Design III
Combinational and Sequential Logic Circuits.
Sahar Mosleh PageCalifornia State University San Marcos 1 Multiplexer, Decoder and Circuit Designing.
Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
Combinational Circuit – Arithmetic Circuit
Chapter 10 (Part 2): Boolean Algebra  Logic Gates (10.3) (cont.)  Minimization of Circuits (10.4)
WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)
Digital Logic Problems (II) Prof. Sin-Min Lee Department of Mathematics and Computer Science.
Combinational Design, Part 3: Functional Blocks
CSE221- Logic Design, Spring 2003
Chap 2. Combinational Logic Circuits
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 7 Dr. Shi Dept. of Electrical and Computer Engineering.
Combinational Circuit Design. Digital Circuits Combinational CircuitsSequential Circuits Output is determined by current values of inputs only. Output.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Module 11.  In Module 9, we have been introduced to the concept of combinational logic circuits through the examples of binary adders.  Meanwhile, in.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-5 Combinational Functional Blocks 3-6 Rudimentary Logic Functions 3-7 Decoding.
Chapter 3 Digital Logic Structures
Digital Design Module 2 Decoder Amit Kumar AP SCSE, GU Greater Noida.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
Decoders Zhijian John Wang. What are they? Overview of a decoder A device that reverses the process of an encoder Convert information from one format.
C OMBINATIONAL L OGIC D ESIGN 1 Eng.Maha AlGubali.
MSI Circuits.
Gunjeet kaur Dronacharya Group of Institutions. Demultiplexers.
Combinational Circuits
Prof. Sin-Min Lee Department of Computer Science
Prof. Sin-Min Lee Department of Computer Science
CS221: Digital Logic Design Combinational Circuits 3
Multiplexers and Demultiplexers,
Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables, logic gates,
Combinational Circuit Design
Lecture 4: Combinational Functions and Circuits
Computer Architecture CST 250
Reference: Chapter 3 Moris Mano 4th Edition
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Additional Gates and Decoders
FIGURE 4.1 Block diagram of combinational circuit
Programmable Configurations
COE 202: Digital Logic Design Combinational Circuits Part 3
Ch 4. Combinational logic
Digital Systems Section 17 Decoders and Encoders.
13 Digital Logic Circuits.
Combinational Circuits
Chapter-4 Combinational Logic
Multiplexers For the rest of the day, we’ll study multiplexers, which are just as commonly used as the decoders we presented last time. Again, These serve.
XOR Function Logic Symbol  Description  Truth Table 
Digital System Design Combinational Logic
Multiplexers Next, we’ll study multiplexers, which are just as commonly used as the decoders we presented last time. Again, These serve as examples for.
Chapter 11 (Part 2): Boolean Algebra
Presentation transcript:

Combinational Functions and Circuits Soon Tee Teoh

Decoders From truth table, circuit for 2x4 decoder is: Note: Each output is a 2-variable minterm (X'Y', X'Y, XY' or XY) F0 = X'Y' F1 = X'Y F2 = XY' F3 = XY X Y From Figure 3-18, page 122

Decoders Design a 3x8 decoder. F1 = x'y'z x z y F0 = x'y'z' F2 = x'yz'

Decoders Convert binary information from n input lines to 2n output lines. Known as n-to-m-line decoder (m = 2n). May be used to generate the 2n minterms of n input variables.

Decoders In general, for an n-bit code, a decoder could select up to 2n lines: : n-bit code n to 2n decoder 2n output lines

Decoder Expansion Build a decoder with n+1 inputs using n-input decoder. A2A1A0 000 010 001 011 100 110 101 111 A0 A1 From Figure 3-19, page 122 A2

Decoders: Implementing Functions A Boolean function, in sum-of-minterms form, can be implemented using: a decoder to generate the minterms, and an OR gate to form the sum. Any combinational circuit with n inputs and m outputs can be implemented with an n:2n decoder with m OR gates. Good when circuit has many outputs, and each function is expressed with few minterms.

Decoders: Implementing Functions Example: Full adder S(x, y, z) =  m(1,2,4,7) C(x, y, z) =  m(3,5,6,7) 3x8 Dec S2 S1 S0 x y z 1 2 3 4 5 6 7 S C From Figure 3-22, page 127

Decoders: Implementing Functions F1 = A’B’CD + A’BC’D + ABCD Exercise: What are F2 and F3 ?

Multiplexer Selects from one of many input lines and directs it to a single output line. Selection is controlled by selection inputs. For a 2n-to-1 multiplexer, there are 2n data input lines and n selection lines whose bit combination determines which input is selected. 2n Data Inputs Data Output n Selection Inputs

Making a Multiplexer using a Decoder 2-to-4 decoder I0 S0 I1 Y S1 I2 I3 What is Y when S0 is 1 and S1 is 0?

Selecting m-bit data Until now, we have examined single-bit data selected by a MUX. What if we want to select m-bit data/words? Combine MUX blocks in parallel with common select and enable signals

Implementing Combinational Function using Multiplexer For function with n variables, we need n-1 selection inputs for mux Example: F(X,Y,Z) = X’Y’Z + X’YZ’ + XYZ’ + XYZ There are n=3 inputs, thus we need a 2-to-1 MUX The first n-1 (=2) variables serve as the selection lines The remaining variable goes into input lines (See pp. 136-139 of your text)

Example Z Y X F 0 F=0 1 1 F=1 1 F= X´ 0 F= X 1 X´ X F Z Y

Example Y X Z F 0 F=Z 1 0 F=0 1 F= Z´ 1 F= 1 Z Z´ 1 F Y X