Alvaro Mauricio Peña Dariusz Niworowski Frank Rodriguez

Slides:



Advertisements
Similar presentations
Instruction Set Design
Advertisements

Computer Organization and Architecture
Computer Organization and Architecture
Computer Organization and Architecture
Chapter 11 Instruction Sets
The Central Processing Unit Instruction Sets: Addressing Modes and Formats.
1 Registers and MAL - Part I. Motivation So far there are some details that we have ignored instructions can have different formats most computers have.
Abdullah, Ibrahim Ali, Javeed Budhram, Dharmendra Galiana, Thomas Monegro, Wesley Silva, Frank.
Mod-Mod Pengalamat Segera (Immediate) Terus (Direct)
CH11 Instruction Sets: Addressing Modes and Formats
Pentium Addressing Modes
Chapter 11 Instruction Sets: Addressing Modes and Formats HW: 11.4, 5, 13, 16 (Due 11/15)
CH12 CPU Structure and Function
Processor Organization and Architecture Module III.
COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 15 & 16 Stacks, Endianness Addressing Modes Course Instructor: Engr. Aisha Danish.
L/O/G/O The Instruction Set Chapter 9 CS.216 Computer Architecture and Organization.
Homework Problems 1. M1 runs the program P in 1.4 * 9 * ns or ns M2 runs the program P in 1.6*9800*10ns or ns Hence M2 is faster by.
Chapter 5 A Closer Look at Instruction Set Architectures.
Module 3 Instruction Set Architecture (ISA): ISA Level Elements of Instructions Instructions Types Number of Addresses Registers Types of Operands.
Instruction Set Architecture The portion of the machine visible to the programmer Issues: Internal storage model Addressing modes Operations Operands Encoding.
Instruction Sets: Characteristics Functions Addressing Modes Formats Chapter7:
COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 19 & 20 Instruction Formats PDP-8,PDP-10,PDP-11 & VAX Course Instructor: Engr. Aisha Danish.
Computer Organization
Chapter 11 Instruction Sets: Addressing Modes and Formats
ECEG-3202 Computer Architecture and Organization Chapter 6 Instruction Sets: Addressing Modes and Formats.
Chapter 11 Instruction Sets: Addressing Modes and Formats Gabriel Baron Sydney Chow.
Instruction Sets: Addressing modes and Formats Group #4  Eloy Reyes  Rafael Arevalo  Julio Hernandez  Humood Aljassar Computer Design EEL 4709c Prof:
Processor Structure and Function Chapter8:. CPU Structure  CPU must:  Fetch instructions –Read instruction from memory  Interpret instructions –Instruction.
Addressing Modes and Formats
WEEK 3 I/O Port Programming ET2640 Microprocessors and Microcontrollers.
EKT 422/4 COMPUTER ARCHITECTURE SoME-0809-I 1 Chapter 3a Instruction Sets: Characteristics and Functions.
MicroProcessors Lec. 3 Dr. Tamer Samy Gaafar. Course Web Page
Computer Architecture
EEL 4709C Prof. Watson Herman Group 4 Ali Alshamma, Derek Montgomery, David Ortiz 11/11/2008.
İnformasiya texnologiyaları kafedrası Mövzu № 7. Ünvanlaşdırma üsulları. (Ünvanlaşdırma rejimləri. Bilavasitə ünvanlaşdırma. Birbaşa ünvanlaşdırma. Registrli.
Displacement (Indexed) Stack
Instruction sets : Addressing modes and Formats
William Stallings Computer Organization and Architecture 6th Edition
Chapter 11 Instruction Sets
A Closer Look at Instruction Set Architectures
A Closer Look at Instruction Set Architectures
William Stallings Computer Organization and Architecture 8th Edition
Asst. Prof. Dr. Gazi Erkan BOSTANCI Slides are mainly based on
Processor Organization and Architecture
BIC 10503: COMPUTER ARCHITECTURE
Central Processing Unit
Processor Organization and Architecture
ECEG-3202 Computer Architecture and Organization
Computer Architecture and the Fetch-Execute Cycle
Computer Architecture
Computer Organization and Architecture Designing for Performance
CPU Structure and Function
Chapter 11 Processor Structure and function
William Stallings Computer Organization and Architecture 8 th Edition Chapter 11 Instruction Sets: Addressing Modes and Formats.
COMPUTER ORGANIZATION AND ARCHITECTURE
Asst. Prof. Dr. Gazi Erkan BOSTANCI Slides are mainly based on
Presentation transcript:

Alvaro Mauricio Peña Dariusz Niworowski Frank Rodriguez Chapter 11 Instruction Sets: Addressing Modes and Formats

INTRODUCTION: Objective: to be able to reference a large range of locations in main memory or, for some systems, virtual memory.

TRADE-OFFS Address range/addressing flexibility Memory references in the instruction/the complexity of address calculations

Most Common Addressing Techniques Immediate Direct Indirect Register Register Indirect Displacement (Indexed) Stack 2

Operand is part of instruction Immediate Addressing Fast Operand is part of instruction The effective address is the address of the byte following the instruction Operand = address field e.g. ADD 5 Add 5 to contents of accumulator 5 is operand No memory reference to fetch data Limited range 3

Immediate Addressing Diagram Instruction Opcode Operand 4

Address field contains address of operand Direct Addressing Address field contains address of operand Effective address (EA) = address field (A) e.g. ADD A Add contents of cell A to accumulator Look in memory at address A for operand Limited address space No additional calculations to work out effective address Single memory reference to access data 5

Direct Addressing Diagram Instruction Opcode Address A Memory Operand 6

Indirect Addressing (1) Memory cell pointed to by address field contains the address of (pointer to) the operand EA = (A) Look in A, find address (A) and look there for operand ADD (A) Add contents of cell pointed to by contents of A to accumulator 7

Indirect Addressing (2) Large address space 2n where n = word length May be nested, multilevel, cascaded ********************************* Multiple memory accesses to find operand Hence slower 8

Register Addressing (1) Similar Direct addressing Operand is held in register named in address filed EA = R Limited number of registers 10

Very small address field needed Register Addressing ADVANTAGES Very small address field needed Shorter instructions Faster instruction fetch No memory access Very fast execution Multiple registers helps performance Requires good assembly programming or compiler writing DISADVANTAGE Very limited address space 11

Register Indirect Addressing Analogous to indirect addressing EA = (R) Operand is in memory cell pointed to by contents of register R Large address space (2n) One fewer memory access than indirect addressing 13

Displacement Addressing EA = A + (R) Address field hold two values A = base value R = register that holds displacement or vice versa 15

A version of displacement addressing R = Program counter, PC Relative Addressing A version of displacement addressing R = Program counter, PC EA = A + (PC) i.e. get operand from A cells from current location pointed to by PC c.f locality of reference & cache usage 17

Base-Register Addressing A holds displacement R holds pointer to base address R may be explicit or implicit e.g. segment registers in 80x86 18

Good for accessing arrays Indexed Addressing A = base R = displacement EA = A + R Good for accessing arrays R++ 19

Operand is (implicitly) on top of stack e.g. Stack Addressing Operand is (implicitly) on top of stack e.g. ADD Pop top two items from stack and add 21

Pentium Addressing Modes Pentium address translation mechanism produces an address called a Virtual or effective address, that is an offset into a segment The sum of starting address of the segment and the effective address gives linear address This goes through page translation if paging enabled 12 addressing modes available Immediate Register operand Displacement Base Base with displacement Scaled index with displacement Base with index and displacement Base scaled index with displacement Relative

PowerPC Addressing Modes Load/store architecture Indirect Instruction includes 16 bit displacement to be added to base register (may be GP register) Can replace base register content with new address Indirect indexed Instruction references base register and index register (both may be GP) EA is sum of contents Branch address Absolute Relative Arithmetic Operands in registers or part of instruction Floating point is register only

Instruction Formats Layout of bits in an instruction Includes opcode Includes (implicit or explicit) operand(s) Usually more than one instruction format in an instruction set

Affected by and affects: Instruction Length Affected by and affects: Memory size Memory organization Bus structure CPU complexity CPU speed Trade off between powerful instruction repertoire and saving space

Allocation of Bits Number of addressing modes Number of operands Register versus memory Number of register sets Address range Address granularity

PDP-8 Instruction Format

PDP-10 Instruction Format

PDP-11 Instruction Format

VAX Instruction Examples

Pentium Instruction Format

PowerPC Instruction Formats (1)

PowerPC Instruction Formats (2)

Review Questions Briefly define immediate addressing, direct addressing, indirect addressing, register addressing, register indirect addressing, displacement addressing, and relative addressing. What is the advantage of auto indexing? What is the difference between postindexing and preindexing? What facts go into determining the use of the addressing bits of an instruction? What are the advantages of using a variable-length instruction?