CSE 3322 Computer Architecture

Slides:



Advertisements
Similar presentations
Instruction Set Design
Advertisements

Syllabus Instructor: Dr. Wesam Ashour
Fall 2012SYSC 5704: Elements of Computer Systems 1 MicroArchitecture Murdocca, Chapter 5 (selected parts) How to read Chapter 5.
1 ECE462/562 ISA and Datapath Review Ali Akoglu. 2 Instruction Set Architecture A very important abstraction –interface between hardware and low-level.
Project Testing; Processor Examples. Project Testing --thorough, efficient, hierarchical --done by “independent tester” --well-documented, repeatable.
ENEE350 Spring07 1 Ankur Srivastava University of Maryland, College Park Adapted from Computer Organization and Design, Patterson & Hennessy, © 2005.”
CS / Schlesinger Lec1.1 1/20/99©UCB Spring 1999 Computer Architecture Lecture 1 Introduction and Five Components of a Computer Spring, 1999 Arie Schlesinger.
1 CSE SUNY New Paltz Chapter 1 Introduction CSE-45432Introduction to Computer Architecture Dr. Izadi.
ECE 232 L1 Intro.1 Adapted from Patterson 97 ©UCBCopyright 1998 Morgan Kaufmann Publishers ECE 232 Hardware Organization and Design Lecture 1 Introduction.
The Processor Andreas Klappenecker CPSC321 Computer Architecture.
CS1104 – Computer Organization PART 2: Computer Architecture Lecture 1 Introduction.
CENG311 Computer Architecture Kayhan Erciyes. CS231 Assembly language and Digital Circuits Instructor:Kayhan Erciyes Office:
CSE378 Gen. Intro1 Machine Organization and Assembly Language Programming Machine Organization –Hardware-centric view (in this class) –Not at the transistor.
COE Computer Organization & Assembly Language Talal Alkharobi.
Week1 Architecture - Lecture outline & Assignments Dr. John Abraham UTPA.
Cosc 2150: Computer Organization
4-1 Chapter 4 - The Instruction Set Architecture Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring Principles.
Computer Architecture And Organization UNIT-II General System Architecture.
Computer Science 101 Computer Systems Organization.
EEC4133 Computer Organization & Architecture Chapter 5: Datapath & Control by Muhazam Mustapha, April 2014.
EEL 4713/EEL 5764 Computer Architecture Spring Semester 2004 Instructor: Dr. Shonda Walker Required Textbook: Computer Organization & Design, by Patterson.
Computing Systems: Organization and Design EE460/CS360/T425.
Lecture 11: 10/1/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
Represents different voltage levels High: 5 Volts Low: 0 Volts At this raw level a digital computer is instructed to carry out instructions.
COMPILERS CLASS 22/7,23/7. Introduction Compiler: A Compiler is a program that can read a program in one language (Source) and translate it into an equivalent.
1 chapter 1 Computer Architecture and Design ECE4480/5480 Computer Architecture and Design Department of Electrical and Computer Engineering University.
An Example Architecture. A Paper Computer - Woody Woody's characteristics Word size – 8 bits One word.
CSE 3322 Computer Architecture Dr. John Patterson 614 NH Office Hours: M, W 11 –12 noon Grading Policy: Project 25%
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO CS 219 Computer Organization.
Simple ALU How to perform this C language integer operation in the computer C=A+B; ? The arithmetic/logic unit (ALU) of a processor performs integer arithmetic.
Introduction Computer Organization Spring 1436/37H (2015/16G) Dr. Mohammed Sinky Computer Architecture
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
CHAPTER 2 Instruction Set Architecture 3/21/
CPIT Program Execution. Today, general-purpose computers use a set of instructions called a program to process data. A computer executes the.
Computer Organization and Architecture Lecture 1 : Introduction
Computers’ Basic Organization
A Level Computing – A2 Component 2 1f, 1g, 1h, 1i, 1j.
Gunjeet Kaur Dronacharya Group of institutions
Instruction Set Architecture
Microprocessor Systems Design I
INTRODUCTION TO MICROPROCESSORS
INTRODUCTION TO MICROPROCESSORS
Number Representations and Basic Processor Architecture
EEL 4713/EEL 5764 Computer Architecture
T Computer Architecture, Autumn 2005
CSCE Fall 2013 Prof. Jennifer L. Welch.
Computer Architecture
Figure 8.1 Architecture of a Simple Computer System.
CSCE Fall 2012 Prof. Jennifer L. Welch.
What is Computer Architecture?
Introduction to Microprocessor Programming
COMS 361 Computer Organization
COMS 361 Computer Organization
What is Computer Architecture?
What is Computer Architecture?
Program Execution.
October 29 Review for 2nd Exam Ask Questions! 4/26/2019
Chapter 6 Programming the basic computer
Instructions.
CPU Structure CPU must:
Dept. of Computer & Information Sciences (Course Introduction)
System Programming By Prof.Naveed Zishan.
 Is a machine that is able to take information (input), do some work on (process), and to make new information (output) COMPUTER.
Instruction execution and ALU
Lecture 1 Class Overview
CSE378 Introduction to Machine Organization
Software comes from heaven when you have good hardware. Ken Olsen
Week1 Architecture - Lecture outline & Assignments
Algoritmos y Programacion
Chapter 4 The Von Neumann Model
Presentation transcript:

CSE 3322 Computer Architecture Dr. John Patterson 614 NH Office Hours: M , W 11 –12 noon 817-272-3679 john.patterson@uta.edu Grading Policy: Project 25% Exam I 25% Exam II 25% Exam III 25% Homework 5% add on Turn in start of class – no late homework

CSE 3322 Computer Architecture Course WEB SITE crystal.uta.edu/~jpatters Read Chapter 1 Computer Organization and Design

“If we don’t succeed, we run the risk of failure.” Bill Clinton

CSE 3322 Computer Architecture The Low Level knowledge needed by High Level Programmers and Systems Designers

Five Components of Computers Memory Control Input Datapath Output Processor

Input Instructions Memory Control Input C=A+B A Datapath Output B C

Fetch Instructions Memory Control Input C=A+B ADD A,B A Datapath Output B C

Fetch Operands Memory Control Input C=A+B ADD A,B A Datapath Output B

Execute Command Memory Control Input C=A+B ADD A,B A Datapath Output B

Store Results & Output Memory Control Input C=A+B ADD A,B A Datapath

Some Architecture Considerations • Integer or Floating Point • Number of Operands Memory Control Input ADD A,B C=A+B A Datapath Output B A+B A+B

Architecture Design Criteria Performance

Architecture Design Criteria Performance Hardware Costs

Architecture Design Criteria Performance Hardware Costs Performance

Architecture Design Criteria Performance Hardware Costs Performance Instruction Complexity

Architecture Design Criteria Performance Hardware Costs Performance Hardware Software Trade-Offs Instruction Complexity

Architecture Design Criteria Performance Hardware Costs Performance Hardware Software Trade-Offs Etc., Etc., Etc. Instruction Complexity

Evolution of Registers in Datapath Accumulator Ex: 32 Flip-Flops A ADD 300 Add the contents of memory location 300 to the Accumulator A + Memory[300] A

Evolution of Registers in Datapath Accumulator Ex: 32 Flip-Flops A ADD 300 A + Memory[300] A Special Registers were added with special functions

Evolution of Registers in Datapath Accumulator Ex: 32 Flip-Flops A ADD 300 A + Memory[300] A Models or Abstractions Special Registers were added with special functions

Evolution of Registers in Datapath 32 General Purpose Registers

Evolution of Registers in Datapath 32 General Purpose Registers Called a Load-Store or Register-Register machine

Evolution of Registers in Datapath 32 General Purpose Registers Called a Load-Store or Register-Register machine All Registers can be used for any purpose

Evolution of Registers in Datapath 32 General Purpose Registers Called a Load-Store or Register-Register machine All Registers can be used for any purpose Ex: Add any two Registers and put the result in a third Register

Instruction Set Architecture Consists of All of the Instructions and How Each Works

Instruction Set Architecture Consists of All of the Instructions and How Each Works Models or Abstractions

Instruction Set Architecture Consists of All of the Instructions and How Each Works Is the Interface Between Hardware and Software

Instruction Set Architecture Consists of All of the Instructions and How Each Works Is the Interface Between Hardware and Software Defines the Functionality

Instruction Set Architecture Consists of All of the Instructions and How Each Works Is the Interface Between Hardware and Software Defines the Functionality Determines the Inherent Performance

Instruction Set Architecture Consists of All of the Instructions and How Each Works Is the Interface Between Hardware and Software Defines the Functionality Determines the Inherent Performance Determines the Software Compatibility

Software Hierarchical Layers Machine Instruction 101110001100010000001

Software Hierarchical Layers Assembly Language add $2, $5,$2 Assembler Machine Instruction 101110001100010000001

Software Hierarchical Layers High Level Language g = h + A[8] Compiler Assembly Language add $2, $5,$2 Assembler Machine Instruction 101110001100010000001

Software Hierarchical Layers High Level Language g = h + A[8] Models or Abstractions Compiler Assembly Language add $2, $5, $2 Assembler Machine Instruction 101110001100010000001