CS 286 Computer Architecture & Organization

Slides:



Advertisements
Similar presentations
Chapter 2: Data Manipulation
Advertisements

Machine cycle.
Lecture 4: CPU Performance
PIPELINE AND VECTOR PROCESSING
Advanced Computer Architectures Laboratory on DLX Pipelining Vittorio Zaccaria.
Computer Architecture Lecture 2 Abhinav Agarwal Veeramani V.
CS455/CpE 442 Intro. To Computer Architecure
ELEN 468 Advanced Logic Design
CMPT 334 Computer Organization
Computer Architecture and Data Manipulation Chapter 3.
CS-447– Computer Architecture Lecture 12 Multiple Cycle Datapath
Computer ArchitectureFall 2007 © October 3rd, 2007 Majd F. Sakr CS-447– Computer Architecture.
Computer Architecture Lecture 2 Instruction Set Principles.
Computer ArchitectureFall 2007 © October 31, CS-447– Computer Architecture M,W 10-11:20am Lecture 17 Review.
Dale & Lewis Chapter 5 Computing components. Let’s design a computer Generic CPU with registers −Program counter (PC) – 5 bits (size of addresses) −Instruction.
S. Barua – CPSC 440 CHAPTER 5 THE PROCESSOR: DATAPATH AND CONTROL Goals – Understand how the various.
KEY COMPONENTS OF A COMPUTER SYSTEM ANDREW LOLAVAR.
Basic Microcomputer Design. Inside the CPU Registers – storage locations Control Unit (CU) – coordinates the sequencing of steps involved in executing.
Operation Frequency No. of Clock cycles ALU ops % 1 Loads 25% 2
The Central Processing Unit
Memory/Storage Architecture Lab Computer Architecture Pipelining Basics.
Model Computer CPU Arithmetic Logic Unit Control Unit Memory Unit
CDA 3101 Discussion Section 09 CPU Performance. Question 1 Suppose you wish to run a program P with 7.5 * 10 9 instructions on a 5GHz machine with a CPI.
Computer Organization and Architecture Tutorial 1 Kenneth Lee.
CS 111 – Sept. 15 Chapter 2 – Manipulating data by performing instructions “What is going on in the CPU?” Commitment: –Please read through section 2.3.
Computer Systems - Registers. Starter… Discuss in pairs the definition of the following Control Unit Arithmetic and Logic Unit Registers Internal clock.
Computer Systems - Processor. Objectives To investigate and understand the structure and role of the processor.
Computer Structure & Architecture 7b - CPU & Buses.
CSCI 6307 Foundation of Systems Review: Midterm Exam Xiang Lian The University of Texas – Pan American Edinburg, TX 78539
CS /02 Semester II Help Session IIA Performance Measures Colin Tan S
Dale & Lewis Chapter 5 Computing components
1 (Based on text: David A. Patterson & John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 3 rd Ed., Morgan Kaufmann,
HOW COMPUTERS WORK THE CPU & MEMORY. THE PARTS OF A COMPUTER.
11 Pipelining Kosarev Nikolay MIPT Oct, Pipelining Implementation technique whereby multiple instructions are overlapped in execution Each pipeline.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.
The Processor & its components. The CPU The brain. Performs all major calculations. Controls and manages the operations of other components of the computer.
Computer Operation. Binary Codes CPU operates in binary codes Representation of values in binary codes Instructions to CPU in binary codes Addresses in.
10/25/2005Comp 120 Fall October 25 Review for 2 nd Exam on Tuesday 27 October MUL not MULI Ask Questions!
1 What we want: execute High Level Language (HLL) programs What we have: computer hardware (a glorified calculator)
תרגול מס' 1: פרמטרים של הערכת ביצועים חוק אמדל
Stored Program Concept Learning Objectives Learn the meaning of the stored program concept The processor and its components The fetch-decode-execute and.
Electrical and Computer Engineering University of Cyprus
OCR GCSE Computer Science Teaching and Learning Resources
CSCI206 - Computer Organization & Programming
ELEN 468 Advanced Logic Design
Pipelining.
CS203 – Advanced Computer Architecture
Computer Architecture 2
Assembly Programming using MIPS R3000 CPU
Pipelining.
Pipelining: Advanced ILP
Figure 8.1 Architecture of a Simple Computer System.
CS 5513 Computer Architecture Pipelining Examples
Computer Architecture Lecture 3 – Part 1 11th May, 2006
Design of the Control Unit for One-cycle Instruction Execution
CSC 4250 Computer Architectures
Computer Architecture
Systems Architecture II
September 24 Test 1 review More programming
CSCI206 - Computer Organization & Programming
Control unit extension for data hazards
Central Processing Unit
CS 286 Computer Architecture & Organization
Assembly Programming using MIPS R3000 CPU
October 29 Review for 2nd Exam Ask Questions! 4/26/2019
Computer Concept and Practice
A Level Computer Science Topic 5: Computer Architecture and Assembly
CS 3853 Computer Architecture Pipelining Examples
CS161 – Design and Architecture of Computer Systems
Presentation transcript:

CS 286 Computer Architecture & Organization Evolution in clock-cycle rate in different Intel CPU architectures i486 1989 through1992 Pentium (P5/P54) 1993 through 1997 Pentium II/Pro 1997 through 1998 16MHz 66MHz 100MHz 133MHz 166MHz 200MHz 233MHz 233MHz 266MHz 300MHz 56.2% increase 55.0% increase 33.0% increase 24.8% increase 19.8% increase 16.5% increase 14.1% increase 12.4% increase 25MHz 32.0% increase 33MHz 21.2% increase As C.C. rate increases, improvement becomes more difficult 40MHz 25.0% increase 50MHz Processor_Evolution_New/001

CS 286 Computer Architecture & Organization Evolution in clock-cycle rate in the recent Intel CPU architectures Pentium 4 (2000 through 2008) Pentium D (2005 through 2008) Core-2 Quad (2006 through present) Processor_Evolution_New/002

Instruction-Execution CS 286 Computer Architecture & Organization Another performance metric: CPI (Cycles Per Instruction) (e.g., “ADD”) (3 + 10) (e.g., “FP-MULT”) (3.14  (10.2)2) 1 instruction 1 instruction IF ID EX WB IF ID EX1 EX21    WB 1 cycle 1 cycle 1 cycle 1 cycle 1 cycle 1 cycle 1 cycle 1 cycle 4 cycles 24 cycles IF – Instruction Fetch ID – Instruction Decoding EX – Instruction Execution WB – Result Write-Back Instruction-Execution Phases Processor_Evolution_New/003

CS 286 Computer Architecture & Organization Another performance metric: CPI (Cycles Per Instruction) CPI = The (average) number of the processor clock cycles required to complete one processor instruction. Example CPI = (5 + 7 + 6)/3 = 6.0 Number of Processor Cycles (time) Number of Instructions 1 instruction IF ID EX EX ME WB 3 2 IF ID EX EX EX ME WB IF ID EX ME WB 1 Processor_Evolution_New/004

CS 286 Computer Architecture & Organization What does “average CPI” mean? = The average number of processor clock-cycles per instruction These numbers are different for each processor Each processor has many different instructions How can we calculate the average? Types of Instructions Examples Cycles Reqd. Frequency Memory Access Instructions LOAD , STORE 5 4 24 8 6 10 0.32 (32%) 0.21 0.18 0.05 0.10 0.12 0.02 Integer Arithmetic Instructions ADD , SUB Logic Calculation Instructions AND , OR , XOR Floating-Point Arithmetic Instructions FP-MULT Jump and Branch Instructions JP , BRZ , BRNZ Bit-Manipulation Instructions LS , RS Other Instructions NOP , HLT , DI Average CPI = (50.32)+(40.21)+(40.18)+(240.05) +(80.1)+(60.12)+(100.02) Processor_Evolution_New/005